PIC16F7X datasheet(39/174 Pages) MICROCHIP

39 / 174 page

 2002 Microchip Technology Inc.

DS30325B-page 37

PIC16F7X

4.5

PORTE and TRISE Register

This section is not applicable to the PIC16F73 or

PIC16F76.

PORTE has three pins, RE0/RD/AN5, RE1/WR/AN6

and RE2/CS/AN7, which are individually configureable

as inputs or outputs. These pins have Schmitt Trigger

input buffers.

I/O PORTE becomes control inputs for the micro-

processor port when bit PSPMODE (TRISE<4>) is set.

In this mode, the user must make sure that the

TRISE<2:0> bits are set (pins are configured as digital

inputs). Ensure ADCON1 is configured for digital I/O. In

this mode, the input buffers are TTL.

trols the parallel slave port operation.

PORTE pins are multiplexed with analog inputs. When

selected as an analog input, these pins will read as ’0’s.

TRISE controls the direction of the RE pins, even when

they are being used as analog inputs. The user must

make sure to keep the pins configured as inputs when

using them as analog inputs.

FIGURE 4-7:

PORTE BLOCK DIAGRAM

(IN I/O PORT MODE)

Note:

On a Power-on Reset, these pins are con-

figured as analog inputs and read as ‘0’.

Data Bus

WR Port

WR TRIS

RD Port

Data Latch

TRIS Latch

RD TRIS

Schmitt

Trigger

Input

Buffer

I/O pin(1)

Note 1: I/O pins have protection diodes to VDD and VSS.

PIC16F7X bảng dữ liệu(PDF) 39 Page - Microchip Technology

PIC16F7X bảng dữ liệu(HTML) 39 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL