P87C554 datasheet(21/77 Pages) PHILIPS

21 / 77 page

Philips Semiconductors

Product data

P87C554

80C51 8-bit microcontroller – 12 clock operation

16K/512 OTP/RAM, 8 channel 10-bit A/D, I2C, PWM,

capture/compare, high I/O

2002 Mar 25

SP40

BIT

SYMBOL

FUNCTION

STE.7

TG47

Toggle flip-flops

STE.6

TG46

Toggle flip-flops

STE.5

SP45

If “1” then P4.5 is set on a match between CM0 and Timer T2

STE.4

SP44

If “1” then P4.4 is set on a match between CM0 and Timer T2

STE.3

SP43

If “1” then P4.3 is set on a match between CM0 and Timer T2

STE.2

SP42

If “1” then P4.2 is set on a match between CM0 and Timer T2

STE.1

SP41

If “1” then P4.1 is set on a match between CM0 and Timer T2

STE.0

SP40

If “1” then P4.0 is set on a match between CM0 and Timer T2

SU01087

SP41

SP42

SP43

SP44

SP45

TG46

TG47

(LSB)

(MSB)

STE (EEH)

Reset Value = C0H

Figure 16. Set Enable Register (STE)

CTI0

BIT

SYMBOL

FUNCTION

TM2IR.7

T2OV

Timer T2 16-bit overflow interrupt flag

TM2IR.6

CMI2

CM2 interrupt flag

TM2IR.5

CMI1

CM1 interrupt flag

TM2IR.4

CMI0

CM0 interrupt flag

TM2IR.3

CTI3

CT3 interrupt flag

TM2IR.2

CTI2

CT2 interrupt flag

TM2IR.1

CTI1

CT1 interrupt flag

TM2IR.0

CTI0

CT0 interrupt flag

SU01088

CTI1

CTI2

CTI3

CMI0

CMI1

CMI2

T2OV

(LSB)

(MSB)

TM2IR (C8H)

Interrupt Flag Register (TM2IR)

PCT0

BIT

SYMBOL

FUNCTION

IP1.7

PT2

Timer T2 overflow interrupt(s) priority level

IP1.6

PCM2

Timer T2 comparator 2 interrupt priority level

IP1.5

PCM1

Timer T2 comparator 1 interrupt priority level

IP1.4

PCM0

Timer T2 comparator 0 interrupt priority level

IP1.3

PCT3

Timer T2 capture register 3 interrupt priority level

IP1.2

PCT2

Timer T2 capture register 2 interrupt priority level

IP1.1

PCT1

Timer T2 capture register 1 interrupt priority level

IP1.0

PCT0

Timer T2 capture register 0 interrupt priority level

PCT1

PCT2

PCT3

PCM0

PCM1

PCM2

PT2

(LSB)

(MSB)

IP1 (F8H)

Timer 2 Interrupt Priority Register (IP1)

Reset Value = 00H

Figure 17. Interrupt Flag Register (TM2IR) and Timer T2 Interrupt Priority Register (IP1)

P87C554 bảng dữ liệu(PDF) 21 Page - NXP Semiconductors

P87C554 bảng dữ liệu(HTML) 21 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

bảng dữ liệu tải về

Link URL