93LC46BT-ESLASHMS datasheet(6/24 Pages) MICROCHIP

tên linh kiện	93LC46BT-E/MS

Giải thích chi tiết về linh kiện	1K Microwire Compatible Serial EEPROM

PDF	24 Pages

Scroll/Zoom	100%

nhà sản xuất	MICROCHIP [Microchip Technology]

Trang chủ	http://www.microchip.com

Logo

6 / 24 page

93AA46A/B/C, 93LC46A/B/C, 93C46A/B/C

DS21749D-page 6

 2003 Microchip Technology Inc.

2.4

ERASE

The ERASE instruction forces all data bits of the

specified address to the logical ‘1’ state. CS is brought

low following the loading of the last address bit. This

falling edge of the CS pin initiates the self-timed

programming cycle, except on ‘93C’ devices where the

rising edge of CLK before the last address bit initiates

the write cycle.

The DO pin indicates the READY/BUSY status of the

device if CS is brought high after a minimum of 250 ns

low (TCSL). DO at logical ‘0’ indicates that programming

is still in progress. DO at logical ‘1’ indicates that the

the device is ready for another instruction.

Note:

Issuing a Start bit and then taking CS low

will clear the READY/BUSY status from

DO.

FIGURE 2-1:

ERASE TIMING FOR 93AA AND 93LC DEVICES

FIGURE 2-2:

ERASE TIMING FOR 93C DEVICES

CLK

TCSL

CHECK STATUS

1AN

AN-1

AN-2

•••

TSV

TCZ

BUSY

READY

HIGH-Z

TWC

HIGH-Z

CLK

TCSL

CHECK STATUS

1AN

AN-1

AN-2

•••

TSV

TCZ

BUSY

READY

HIGH-Z

TWC

HIGH-Z

93LC46BT-E/MS bảng dữ liệu(PDF) 6 Page - Microchip Technology

93LC46BT-E/MS bảng dữ liệu(HTML) 6 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

bảng dữ liệu tải về

Link URL