ADV7202 datasheet(21/29 Pages) AD

21 / 29 page

REV. 0

ADV7202

–20–

CLAMP REGISTER 2

CR2 (CR20–CR27)

(Address (SR4–SR0) = 08H)

Figure 23 shows the various operations under the control of

Clamp Register 2.

CR2 BIT DESCRIPTION

Fine Clamp 0 Up/Down (CR20)

This bit controls the direction of fine clamp number 0, valid only

if the clamp is enabled.

Fine Clamp 0 ON/OFF (CR21)

This bit switches fine clamp number 0 on for the prescribed

number of clock cycles (CR10–CR12).

Fine Clamp 1 Up/Down (CR22)

This bit controls the direction of fine clamp number 1, valid only

if the clamp is enabled.

Fine Clamp 1 ON/OFF (CR23)

This bit switches fine clamp number 1 on for the prescribed

number of clock cycles (CR10–CR12).

Fine Clamp 2 Up/Down (CR24)

This bit controls the direction of fine clamp number 2, valid only

if the clamp is enabled.

Fine Clamp 2 ON/OFF (CR25)

This bit switches fine clamp number 2 on for the prescribed

number of clock cycles (CR10–CR12).

Reserved (CR26–CR27)

Zero must be written to these registers.

CR27

CR22

CR24

CR26

ZERO MUST BE

WRITTEN TO

THESE REGISTERS

CR27–CR26

CR24

0DOWN

1UP

FINE CLAMP 2 UP/DOWN

CR25

CR23

CR21

CR20

CR22

0DOWN

1UP

FINE CLAMP 1 UP/DOWN

CR20

0DOWN

1UP

FINE CLAMP 0 UP/DOWN

CR25

0OFF

1ON

FINE CLAMP 2 ON/OFF

CR23

0OFF

1ON

FINE CLAMP 1 ON/OFF

CR21

0OFF

1ON

FINE CLAMP 0 ON/OFF

Figure 23. Clamp Register 2

CLAMP REGISTER 3

CR3 (CR30–CR37)

(Address (SR4–SR0) = 09H)

Figure 24 shows the various operations under the control of

Clamp Register 3.

CR3 BIT DESCRIPTION

Coarse Clamp 0 Up/Down (CR30)

This bit controls the direction of coarse clamp number 0, valid

only if the clamp is enabled.

Coarse Clamp 0 ON/OFF (CR31)

This bit switches coarse clamp number 0 on for the prescribed

number of clock cycles (CR13–CR15).

Coarse Clamp 1 Up/Down (CR32)

This bit controls the direction of coarse clamp number 1, valid

only if the clamp is enabled.

Coarse Clamp 1 ON/OFF (CR33)

This bit switches coarse clamp number 1 on for the prescribed

number of clock cycles (CR13–CR15).

Coarse Clamp 2 Up/Down (CR34)

This bit controls the direction of coarse clamp number 2, valid

only if the clamp is enabled.

Coarse Clamp 2 ON/OFF (CR35)

This bit switches coarse clamp number 2 on for the prescribed

number of clock cycles (CR13–CR15).

Reserved (CR36–CR37)

Zero must be written to these registers.

CR34

CR37

CR32

ZERO MUST BE

WRITTEN TO

THESE REGISTERS

CR37–CR36

CR35

0OFF

1ON

COARSE CLAMP 2 ON/OFF

CR34

0DOWN

1UP

COARSE CLAMP 2 UP/DOWN

CR33

0OFF

1ON

COARSE CLAMP 1 ON/OFF

CR32

0DOWN

1UP

COARSE CLAMP 1 UP/DOWN

CR30

0DOWN

1UP

COARSE CLAMP 0 UP/DOWN

CR31

0OFF

1ON

COARSE CLAMP 0 ON/OFF

CR36

CR35

CR33

CR31

CR30

Figure 24. Clamp Register 3

ADV7202 bảng dữ liệu(PDF) 21 Page - Analog Devices

ADV7202 bảng dữ liệu(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

bảng dữ liệu tải về

Link URL