AD2S1205 datasheet(5/21 Pages) AD

5 / 21 page

AD2S1205

Rev. A | Page 4 of 20

Parameter

Min

Typ

Max

Unit

Conditions/Comments

Degradation of Signal (DOS)

Sin/Cos Threshold

4.0

4.09

4.2

V p-p

DOS goes low when Sin or Cos exceeds threshold

Angular Accuracy (Worst Case)

Degrees

DOS indicated before angular output error exceeds limit

Angular Latency (Worst Case)

Degrees

Maximum electrical rotation before DOS is indicated

Time Latency

125

μs

Sin/Cos Mismatch

385

420

DOS latched low when Sin/Cos amplitude mismatch

exceeds threshold

Loss of Tracking (LOT)

Tracking Threshold

Degrees

LOT goes low when internal error signal exceeds

threshold; guaranteed by design

Time Latency

1.1

Hysteresis

Degrees

Guaranteed by design

VOLTAGE REFERENCE

REFOUT

2.39

2.47

2.52

±IOUT = 100 μA

Drift

ppm/°C

PSRR

−60

CHARGE-PUMP OUTPUT (CPO)

Frequency

204.8

kHz

Square wave output, CLKIN = 8.192 MHz

Duty Cycle

POWER SUPPLY

IDD Dynamic

ELECTRICAL CHARACTERISTICS

VIL, Voltage Input Low

0.8

VIH, Voltage Input High

2.0

VOL, Voltage Output Low

0.4

+1 mA load

VOH, Voltage Output High

4.0

−1 mA load

IIL, Low Level Input Current

(Non-Pull-Up)

−10

+10

μA

SAMPLE, CS, RDVEL, CLKIN, SOE pins

IIL, Low Level Input Current (Pull-Up)

−80

+80

μA

RD, FS1, FS2, RESET pins

IIH, High Level Input Current

−10

+10

μA

IOZH, High Level Three-State Leakage

−10

+10

μA

IOZL, Low Level Three-State Leakage

−10

+10

μA

1 The voltages for Sin, SinLO, Cos, and CosLO relative to AGND must be between 0.2 V and AVDD.

AD2S1205 bảng dữ liệu(PDF) 5 Page - Analog Devices

AD2S1205 bảng dữ liệu(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21

bảng dữ liệu tải về

Link URL