MFC2000 datasheet(97/426 Pages) ETC

97 / 426 page

Hardware Description

MFC 2000 Multifunctional Peripheral Controller 2000

100723A

Conexant

4-67

This example illustrates a read of two-way interleaved memory with halfword bursts of data (6 halfwords). It also

illustrates that the octal halfword boundary doesn’t occur in the middle of the burst of halfword transfers. It

assumes external drivers to minimize the data bus contention and to insure that the data has enough setup time

to CLK. This waveform also illustrates, increased RASn precharge time and increased address multiplexing time.

Byte bursts of data are not allowed when a 16-bit memory structure is used.

SIUCLK

RASn[0]

CASEn[1:0]

DWRn

ARM ADDR

SIU ADDR

EXT ADDR

a+4

ROW

COL

DATA

DOEOn

DOEEn

CASOn[1:0]

SIU P_ADDR

COL

+10

a+8

+10

Figure 4-22. 2-Way Interleaved DRAM Read (3 words)

The timing diagram illustrates a two-way interleaved DRAM read (3 words). It assumes external drivers to

minimize the data bus contention and to insure that the data has enough setup time to CLK. This waveform also

illustrates, increased RASn precharge time and increased address multiplexing time.

SIUCLK

RASn[1]

CASEn[1:0]

DWRn

ARM ADDR

SIU ADDR

EXT ADDR

a+4

a+8

ROW

COL

a+4

a+8

COL

a+2

a+6

a+10

DATA

DOEOn

DOEEn

CASOn[1:0]

COL

Figure 4-23. 2-Way Interleaved DRAM Write

MFC2000 bảng dữ liệu(PDF) 97 Page - List of Unclassifed Manufacturers

MFC2000 bảng dữ liệu(HTML) 97 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL