MFC2000 datasheet(289/426 Pages) ETC

289 / 426 page

Hardware Description

MFC 2000 Multifunctional Peripheral Controller 2000

100723A

Conexant

15-9

For keeping track of the transmit and receive activities, the SASIF has four separate interrupts -- the TxBufIRQ,

TxShfIRQ, RxBufIRQ, and RxTimeoutIRQ. Any of these interrupt activate will turn on the IRQSASIF. Following

are the conditions when they are set and cleared:

TxBufIRQ

TxShfIRQ

RxBufIRQ

Activated

when

1. the TxBufEmpty status bit is set,

and

2. the TxBufIrqEnb control bit is set.

1. the TxShEmpty status bit is set, and

2. the TxShfIrqEnb control bit is set,

and

1. the RxBufFull status bit is set, and

2. the RxBufIrqEnb control bit is set.

Deactivated

when

1. the TxBufEmpty status bit is

cleared, or

2. the TxBufIrqEnb control bit is

cleared.

1. the TxShEmpty status bit is cleared,

2. the TxShfIrqEnb control bit is

cleared.

1. the RxBufFull status bit is cleared, or

2. the RxBufIrqEnb control bit is

cleared.

RxTimeoutIRQ

Activated

when

1. the RxTimerElapsed status bit is set, and

2. the RxTimerEnb control bit is set.

Deactivated

when

1. the RxTimerElapsed status bit is cleared, or

2. the RxTimerEnb control bit is cleared.

Note: The RxBufFull status bit and the RxBufIRQ is valid in the AsyncMode only. During the

SyncMode, data receive to the SASIF is synchronous with the transmit data, therefore, the

RxBufFull status bit and the RxBufIRQ signal is not used in the SyncMode.

MFC2000 bảng dữ liệu(PDF) 289 Page - List of Unclassifed Manufacturers

MFC2000 bảng dữ liệu(HTML) 289 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL