ST92F120 datasheet(113/324 Pages) STMICROELECTRONICS

113 / 324 page

113/324

ST92F120 - EXTERNAL MEMORY INTERFACE (EXTMI)

EXTERNAL MEMORY SIGNALS (Cont’d)

8.2.4 RW: Read/Write

(Alternate

Function Output, Active

low,

Tristate) identifies the type of memory cycle:

RW=”1” identifies a memory read cycle, RW=”0”

identifies a memory write cycle. It is defined at the

beginning of each memory cycle and it remains

stable until the following memory cycle. RW is re-

leased in high-impedance during bus acknowl-

edge cycle or under processor control by setting

the HIMP bit (MODER). RW is enabled via soft-

ware as the Alternate Function output of the asso-

ciated I/O port bit (refer to specific ST9 device to

identify the port and pin). Under Reset status, the

associated bit of the port is set into bidirectional

weak pull-up mode.

The behavior of this signal is affected by the MC,

ETO and BSZ bits in the EMR1 register. Refer to

the Register description.

8.2.5

BREQ,

BACK:

Bus

Request,

Bus

Acknowledge

Note: These pins are available only on some ST9

devices (see Pin description).

BREQ (Alternate Function Input, Active low) indi-

cates to the ST9 that a bus request has tried or is

trying to gain control of the memory bus. Once en-

abled by setting the BRQEN bit (MODER.1,

R235), BREQ is sampled with the falling edge of

the processor internal clock during phase T2.

Figure 59. External Memory Read/Write Sequence with External Wait (WAIT pin)

SYSTEM

AS (MC=0)

ALE (MC=1)

DS (MC=0)

MULTIPLEXED

RW (MC=0)

DS (MC=1)

RW (MC=1)

MULTIPLEXED

RW (MC=0)

DS (MC=1)

RW (MC=1)

WAIT

ADDRESS

ADD.

D.OUT

ADDRESS

D.OUT

ADD.

DATA OUT

D.IN

ADDRESS

CLOCK

ST92F120 bảng dữ liệu(PDF) 113 Page - STMicroelectronics

ST92F120 bảng dữ liệu(HTML) 113 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL