| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ST92F120 bảng dữ liệu(PDF) 90 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST92F120 bảng dữ liệu(HTML) 90 Page - STMicroelectronics |
|
90 / 324 page ![]() 90/324 ST92F120 - ON-CHIP DIRECT MEMORY ACCESS (DMA) 6.3 DMA TRANSACTIONS The purpose of an on-chip DMA channel is to transfer a block of data between a peripheral and the Register File, or Memory. Each DMA transfer consists of three operations: – A load from/to the peripheral data register to/ from a location of Register File (or Memory) ad- dressed through the DMA Address Register (or Register pair) – A post-increment of the DMA Address Register (or Register pair) – A post-decrement of the DMA transaction coun- ter, which contains the number of transactions that have still to be performed. If the DMA transaction is carried out between the peripheral and the Register File (Figure 41), one register is required to hold the DMA Address, and one to hold the DMA transaction counter. These two registers must be located in the Register File: the DMA Address Register in the even address register, and the DMA Transaction Counter in the next register (odd address). They are pointed to by the DMA Transaction Counter Pointer Register (DCPR), located in the peripheral’s paged regis- ters. In order to select a DMA transaction with the Register File, the control bit DCPR.RM (bit 0 of DCPR) must be set. If the transaction is made between the peripheral and Memory, a register pair (16 bits) is required for the DMA Address and the DMA Transaction Counter (Figure 42). Thus, two register pairs must be located in the Register File. The DMA Transaction Counter is pointed to by the DMA Transaction Counter Pointer Register (DCPR), the DMA Address is pointed to by the DMA Address Pointer Register (DAPR),both DCPR and DAPR are located in the paged regis- ters of the peripheral. Figure 41. DMA Between Register File and Peripheral IDCR IVR DAPR DCPR DATA PAGED REGISTERS REGISTERS SYSTEM DMA COUNTER DMA ADDRESS FFh F0h E0h DFh EFh MEMORY 000000h DATA ALREADY TRANSFERRED END OF BLOCK INTERRUPT SERVICE ROUTINE DMA TABLE ISR ADDRESS 000100h VECTOR TABLE REGISTER FILE PERIPHERAL PAGED REGISTERS 9 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |