AD9233 datasheet(21/45 Pages) AD

21 / 45 page

AD9233

Rev. A | Page 20 of 44

Treat the clock input as an analog signal in cases where aperture

jitter may affect the dynamic range of the AD9233. Power

supplies for clock drivers should be separated from the ADC

output driver supplies to avoid modulating the clock signal with

digital noise. The power supplies should also not be shared with

analog input circuits such as buffers to avoid the clock

modulating onto the input signal or vice versa. Low jitter,

crystal-controlled oscillators make the best clock sources.

If the clock is generated from another type of source (by

gating, dividing, or other methods), it should be retimed by the

original clock at the last step.

Refer to Application Notes AN-501, Aperture Uncertainty and

ADC System Performance, and AN-756, Sampled Systems and

the Effects of Clock Phase Noise and Jitter for more in-depth

information about jitter performance as it relates to ADCs.

POWER DISSIPATION AND STANDBY MODE

As shown in Figure 52 and Figure 53, the power dissipated by

the AD9233 is proportional to its sample rate. The digital power

dissipation is determined primarily by the strength of the digital

drivers and the load on each output bit. The maximum DRVDD

current (IDRVDD) can be calculated as

CLK

LOAD

DRVDD

where N is the number of output bits (12 in the case of the

AD9233).

This maximum current occurs when every output bit switches

on every clock cycle, that is, a full-scale square wave at the

Nyquist frequency, fCLK/2. In practice, the DRVDD current is

established by the average number of output bits switching,

which is determined by the sample rate and the characteristics

of the analog input signal. Reducing the capacitive load

presented to the output drivers can minimize digital power

consumption.

The data used for Figure 52 and Figure 53 is based on the

same operating conditions as used in the plots in the Typical

Performance Characteristics section with a 5 pF load on each

output driver.

475

325

125

CLOCK FREQUENCY (MSPS)

450

425

400

375

350

250

200

150

100

IDRVDD

IAVDD

TOTAL POWER

Figure 52. AD9233-125 Power and Current vs. Clock Frequency, FIN = 30 MHz

410

250

CLOCK FREQUENCY (MSPS)

200

180

160

140

120

100

105

390

370

350

330

310

290

270

IDRVDD

IAVDD

TOTAL POWER

Figure 53. AD9233-105 Power and Current vs. Clock Frequency, FIN = 30 MHz

290

215

CLOCK FREQUENCY (MSPS)

150

120

IDRVDD

IAVDD

TOTAL POWER

275

260

245

230

Figure 54. AD9233-80 Power and Current vs. Clock Frequency, FIN = 30 MHz

AD9233 bảng dữ liệu(PDF) 21 Page - Analog Devices

AD9233 bảng dữ liệu(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

bảng dữ liệu tải về

Link URL