EC49124 datasheet(3/6 Pages) E-CMOS

3 / 6 page

EC49124

500mA Super LDO Linear Regulator

E-CMOS Corp. (www.ecmos.com.tw)

Page 3 of 6

4I05N-Rev.F001

Symbol

Parameter

Conditions

Min

Typ

Max

Units

VOUT

Output Voltage

Accuracy

EC49124-1.5V(VIN=3.3V)

EC49124-1.8V(VIN=3.3V)

EC49124-2.5V

EC49124-2.8V

EC49124-3.0V

EC49124-3.3V

1.470

1.764

2.450

2.744

2.940

3.234

1.5

1.8

2.5

2.8

3.0

3.3

1.530

1.836

2.550

2.856

3.060

3.366

ΔVOUT /ΔT

Output Voltage

Temperature Coefficient

Note 4

ppm/℃

ΔVOUT / VOUT

Line Regulation

VIN = VOUT + 1V to 5.5V

ΔVOUT / VOUT

Load Regulation

(5)

IOUT =10mA to 250mA

(5)

IOUT =10mA to 400mA

(5)

1.5

VIN - VOUT

Dropout Voltage

(6)

IOUT =10mA

IOUT =150mA

175

IOUT =250mA

320

IOUT =500mA

800

TPROTECTION

Thermal Protection

Temperature

150

℃

Protection Hysterisys

℃

PSRR

Ripple Rejection

f =120Hz

IGROUND

Ground Current

IOUT =10mA

ILIMIT

Current Limit

VOUT =0V

700

Electrical Characteristics

VIN = 5V; CIN

= 2.2μF; COUT = 2.2μF（Electrolytic capacitor）; IOUT = 10mA; TJ = 25°C; unless otherwise noted.

Note 1: Exceeding the absolute maximum rating may damage the device.

Note 2: The device is not guaranteed to function outside its operating rating.

Note 3: The maximum allowable power dissipation at any TA (ambient temperature) is calculated using:

PD(MAX) = (TJ(MAX)- TA)/

θJA. Exceeding the maximum allowable power dissipation will result in excessive die temperature,

and theregulator will go into thermal shutdown. See Table 1 and the “Thermal Considerations” section for details.

Note 4: Output voltage temperature coefficient is the worst-case voltage change divided by the total temperature range.

Note 5: Regulation is measured at constant junction temperature using low duty cycle pulse testing. Parts are tested for load

regulation in the load range from 100

μA to 500mA. Changes in output voltage due to heating effects are covered by the

thermal regulation specification.

Note 6: Dropout voltage is defined as the input to output differential at which the output voltage drops 2% below its nominal value

measured at 1V differential.

Note 7: The Cin or Cout should be chosen carefully. Please refer to the Application Hints

EC49124 bảng dữ liệu(PDF) 3 Page - E-CMOS Corporation

EC49124 bảng dữ liệu(HTML) 3 Page - E-CMOS Corporation

Html Pages

1 2 3 4 5 6

bảng dữ liệu tải về

Link URL