AD9633 datasheet(35/42 Pages) AD

35 / 42 page

AD9633

Data Sheet

Rev. B | Page 34 of 41

MEMORY MAP REGISTER TABLE

The AD9633 uses a 3-wire interface and 16-bit addressing and,

therefore, Bit 0 and Bit 7 in Register 0x00 are set to 0, and Bit 3

and Bit 4 are set to 1. When Bit 5 in Register 0x00 is set high,

the SPI enters a soft reset, where all of the user registers revert

to their default values and Bit 2 is automatically cleared.

Table 17.

Addr

(Hex)

Parameter

Name

Bit 7

(MSB)

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

(LSB)

Default

Value

(Hex)

Comments

Chip Configuration Registers

0x00

SPI port

configuration

0 =

SDO

active

LSB first

Soft reset

1 =

16-bit

address

1 =

16-bit

address

Soft

reset

LSB first

0 = SDO

active

0x18

The nibbles

are mirrored

so that LSB-

first or MSB-

first mode

registers

correctly.

The default

for ADCs is

16-bit mode.

0x01

Chip ID (global)

8-bit chip ID, Bits[7:0]

AD9633 0x90 = quad 12-bit 80 MSPS/105 MSPS/125 MSPS serial LVDS

0x90

Unique

chip ID

used to differ-

entiate

devices; read

only.

0x02

Chip grade

(global)

Open

Speed grade ID[6:4]

100 = 80 MSPS

101 = 105 MSPS

110 = 125 MSPS

Open

Unique speed

grade ID used

to differentiate

graded devices;

read only.

Device Index and Transfer Registers

0x05

Device index

Open

Clock

Channel

DCO

Clock

Channel

FCO

Data

Channel

Data

Channel

Data

Channel

Data

Channel

0x3F

Bits are set

to determine

which device

on chip receives

the next write

command. The

default is all

devices on chip.

0xFF

Transfer

Open

Initiate

override

0x00

Set resolution/

sample rate

override.

Global ADC Function Registers

0x08

Power modes

(global)

Open

External

power-

down pin

function

0 = full

power-

down

1 =

standby

Open

Power mode

00 = chip run

01 = full power-down

10 = standby

11 = reset

0x00

Determines

various generic

modes of chip

operation.

0x09

Clock (global)

Open

Duty

cycle

stabilize

0 = off

1 = on

0x01

Turns duty cycle

stabilizer on or

off.

0x0B

Clock divide

(global)

Open

Clock divide ratio[2:0]

000 = divide by 1

001 = divide by 2

010 = divide by 3

011 = divide by 4

100 = divide by 5

101 = divide by 6

110 = divide by 7

111 = divide by 8

0x00

AD9633 bảng dữ liệu(PDF) 35 Page - Analog Devices

AD9633 bảng dữ liệu(HTML) 35 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

bảng dữ liệu tải về

Link URL