công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

P89LPC933FDH bảng dữ liệu(PDF) 43 Page - NXP Semiconductors

tên linh kiện P89LPC933FDH
Giải thích chi tiết về linh kiện  8-bit microcontroller with accelerated two-clock 80C51 core 4 kB/8 kB/16 kB 3 V byte-erasable Flash with 8-bit ADCs
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  PHILIPS [NXP Semiconductors]
Trang chủ  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

P89LPC933FDH bảng dữ liệu(HTML) 43 Page - NXP Semiconductors

Back Button P89LPC933FDH Datasheet HTML 39Page - NXP Semiconductors P89LPC933FDH Datasheet HTML 40Page - NXP Semiconductors P89LPC933FDH Datasheet HTML 41Page - NXP Semiconductors P89LPC933FDH Datasheet HTML 42Page - NXP Semiconductors P89LPC933FDH Datasheet HTML 43Page - NXP Semiconductors P89LPC933FDH Datasheet HTML 44Page - NXP Semiconductors P89LPC933FDH Datasheet HTML 45Page - NXP Semiconductors P89LPC933FDH Datasheet HTML 46Page - NXP Semiconductors P89LPC933FDH Datasheet HTML 47Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 75 page
background image
9397 750 15113
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 06 — 20 June 2005
43 of 75
Philips Semiconductors
P89LPC933/934/935/936
8-bit microcontroller with accelerated two-clock 80C51 core
8.22 SPI
The P89LPC933/934/935/936 provides another high-speed serial communication
interface—the SPI interface. SPI is a full-duplex, high-speed, synchronous communication
bus with two operation modes: Master mode and Slave mode. Up to 3 Mbit/s can be
supported in Master mode or up to 2 Mbit/s in Slave mode. It has a Transfer Completion
Flag and Write Collision Flag Protection.
The SPI interface has four pins: SPICLK, MOSI, MISO and SS:
• SPICLK, MOSI and MISO are typically tied together between two or more SPI
devices. Data flows from master to slave on MOSI (Master Out Slave In) pin and flows
from slave to master on MISO (Master In Slave Out) pin. The SPICLK signal is output
in the master mode and is input in the slave mode. If the SPI system is disabled, i.e.,
SPEN (SPCTL.6) = 0 (reset value), these pins are configured for port functions.
• SS is the optional slave select pin. In a typical configuration, an SPI master asserts
one of its port pins to select one SPI device as the current slave. An SPI slave device
uses its SS pin to determine whether it is selected.
Typical connections are shown in Figure 18 through Figure 20.
Fig 17. SPI block diagram
002aaa900
CPU clock
DIVIDER
BY 4, 16, 64, 128
SELECT
CLOCK LOGIC
SPI CONTROL REGISTER
READ DATA BUFFER
8-BIT SHIFT REGISTER
SPI CONTROL
SPI STATUS REGISTER
SPI clock (master)
PIN
CONTROL
LOGIC
S
M
S
M
M
S
MISO
P2.3
MOSI
P2.2
SPICLK
P2.5
SS
P2.4
SPI
interrupt
request
internal
data
bus
MSTR
SPEN
clock



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com