LM98503 datasheet(8/25 Pages) NSC

8 / 25 page

www.national.com

Analog to Digital Converter Specifications

The following specifications apply for DV+ = AV+ = DV+ I/O = +3.0V, CL = 10pF, and fCLK = 18 MHz unless otherwise noted. Boldface

limits apply for TA = TMIN to TMAX: all other limits TA = 25

oC (Note 7)

AC Electrical Characteristics

The following specifications apply for DV+ = AV+ = DV+ I/O = +3.0V, CL = 10pF, and fCLK = 18 MHz unless otherwise noted. Boldface

limits apply for TA = TMIN to TMAX: all other limits TA = 25

oC (Note 7)

Full Channel Performance Specifications

The following specifications apply for AV+ = DV+ = DV+ I/O = 3.0V, CL = 10pF, and fCLK = 18MHz unless otherwise noted. Boldface

limits apply for TA = TMIN to TMAX: all other limits TA = 25

oC (Note 7)

* Note:

20 log10 (VIN / RMS Output Noise)

Note 1:

Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate con-

ditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications

and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions

listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2:

All voltages are measured with respect to GND = AGND = DGND = 0V, unless otherwise specified.

Note 3:

When the voltage at any pin exceeds the power supplies (VIN < GND or VIN > AV+ or DV+), the current at that pin should

be limited to 35mA. The 50mA maximum package input current rating limits the number of pins that can safely exceed the

power supplies with an input current of 25mA to two.

Symbol

Parameter

Conditions

Min

(note 9)

Typical

(note 8)

Max

(note 9)

Units

RREF

Reference Ladder Resistance

1000

Ω

VREFT

Top of Reference Ladder

VREFT not driven

externally.

2.25

VREFB

Bottom of Reference Ladder

VREFB not driven

externally.

0.75

VREFT -

VREFB

Differential Reference Voltage

VREFT and VREFB not

driven externally.

1.5

Overrange Output Code

V IN > VREFT

1023

Underrange Output Code

V IN < VREFB

Symbol

Parameter

Conditions

Min

(note 9)

Typical

(note 8)

Max

(note 9)

Units

Symbol

Parameter

Conditions

Min

(note 9)

Typical

(note 8)

Max

(note 9)

Units

fCLK

Input Clock Frequency

MHz

TCLK

Input Clock Period

1000

tch

Clock High Time

@ CLKmax

27.5

tcl

Clock Low Time

@ CLKmax

22.5

Clock Duty Cycle

@ CLKmax

45/55

min/max

trc, tfc

Clock Input Rise and Fall Time

Pipeline Delay (Latency)

TCLK

tVALID

Data valid time

tOH

Output Data Hold Time

tOD

Output Delay Time

Symbol

Parameter

Conditions

Min

(note 9)

Typical

(note 8)

Max

(note 9)

Units

DNL

Differential Non-Linearity

±0.5

LSB

INL

Integral Non-Linearity

+3.0/-1.5

LSB

LM98503 bảng dữ liệu(PDF) 8 Page - National Semiconductor (TI)

LM98503 bảng dữ liệu(HTML) 8 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25

bảng dữ liệu tải về

Link URL