AD7734 datasheet(6/32 Pages) AD

6 / 32 page

AD7734

TIMING SPECIFICATIONS

Table 2. (AVDD = 5 V ± 5%; DVDD = 2.7 V to 3.6 V, or 5 V ± 5%; Input Logic 0 = 0 V; Logic 1 = DVDD;

unless otherwise noted.)1

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

Master Clock Range

6.144

MHz

SYNC Pulsewidth

500

RESET Pulsewidth

Read Operation

CS Falling Edge to SCLK Falling Edge Setup Time

t52

SCLK Falling Edge to Data Valid Delay

DVDD of 4.75 V to 5.25 V

DVDD of 2.7 V to 3.3 V

t5A2, 3

CS Falling Edge to Data Valid Delay

DVDD of 4.75 V to 5.25 V

DVDD of 2.7 V to 3.3 V

SCLK High Pulsewidth

SCLK Low Pulsewidth

CS Rising Edge after SCLK Rising Edge Hold Time

t94

Bus Relinquish Time after SCLK Rising Edge

Write Operation

t11

CS Falling Edge to SCLK Falling Edge Setup

t12

Data Valid to SCLK Rising Edge Setup Time

t13

Data Valid after SCLK Rising Edge Hold Time

t14

SCLK High Pulsewidth

t15

SCLK Low Pulsewidth

t16

CS Rising Edge after SCLK Rising Edge Hold Time

1 Sample tested during initial release to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of DVDD) and timed from a voltage level of

1.6 V. See Figure 2 and Figure 3.

2 These numbers are measured with the load circuit of Figure 4 and defined as the time required for the output to cross the VOL or VOH limits.

This specification is relevant only if CS goes low while SCLK is low.

These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 4. The measured number is then

extrapolated back to remove effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the Timing Characteristics are the true bus

relinquish times of the part and as such are independent of external bus loading capacitances.

Rev. 0 | Page 6 of 32

AD7734 bảng dữ liệu(PDF) 6 Page - Analog Devices

AD7734 bảng dữ liệu(HTML) 6 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

bảng dữ liệu tải về

Link URL