74LVC2G86DP datasheet(8/15 Pages) PHILIPS

8 / 15 page

9397 750 14506

Product data sheet

Rev. 03 — 7 February 2005

8 of 15

Philips Semiconductors

74LVC2G86

Dual 2-input exclusive-OR gate

[1]

All typical values are measured at Tamb =25 °C.

[2]

CPD is used to determine the dynamic power dissipation (PD in µW).

PD =CPD × VCC2 × fi × N+ ∑(CL × VCC2 × fo) where:

fi = input frequency in MHz;

fo = output frequency in MHz;

CL = output load capacitance in pF;

VCC = supply voltage in Volts;

N = number of switching inputs;

∑(C

L × VCC

× f

o) = sum of outputs.

[3]

The condition is VI = GND to VCC.

13. Waveforms

Tamb = −40 °C to +125 °C

tPHL,

tPLH

propagation delay inputs nA, nB

to outputs nY

see Figure 6

VCC = 1.65 V to 1.95 V

1.4

3.8

12.4

VCC = 2.3 V to 2.7 V

0.8

2.5

7.2

VCC = 2.7 V

0.8

3.0

7.2

VCC = 3.0 V to 3.6 V

0.8

2.3

5.9

VCC = 4.5 V to 5.5 V

0.6

1.9

4.5

Table 9:

Dynamic characteristics …continued

GND = 0 V; for test circuit see Figure 7.

Symbol Parameter

Conditions

Min

Typ

Max

Unit

Measurement points are given in Table 10.

VOL and VOH are typical output voltage drop that occur with the output load.

Fig 6.

Propagation delay input (nA, nB) to output (nY)

Table 10:

Measurement points

Supply voltage

Input

Output

VCC

1.65 V to 1.95 V

0.5

× VCC

0.5

× VCC

2.3 V to 2.7 V

0.5

× V

0.5

× V

2.7 V

1.5 V

3.0 V to 3.6 V

1.5 V

4.5 V to 5.5 V

0.5

× VCC

0.5

× V

mna224

nA, nB input

nY output

tPLH

tPHL

GND

VOH

VOL

74LVC2G86DP bảng dữ liệu(PDF) 8 Page - NXP Semiconductors

74LVC2G86DP bảng dữ liệu(HTML) 8 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

bảng dữ liệu tải về

Link URL