TAS5101

SLES039 – JUNE 2002

7

www.ti.com

device operation

power sequences

system power-up/power-down sequencing

The recommended power-up/power-down sequence is shown in Figure 3. For proper operation the RESET

signal should be kept LOW when both DVDD and output power (PVDDA1, PVDDA2, PVDDB1, and PVDDB2)

are being applied. The RESET signal should remain LOW for at least 1 ms after output power is applied.

> 1 ms

DVDD

PVDDA1

PVDDA2

PVDDB1

PVDDB2

RESET/HiZ

> 1 ms

> 100 ms

NOTE: This power-up/power-down sequence will ensure that there are no device reliability issues. However, audio artifacts during power cycling

may occur (see TAS5101_SE Application Report (SLEA001) for more information).

Figure 2. Power-Up/Power-Down Sequence

RESET function

The device is put into a reset condition when the (active low) RESET signal is asserted. While in the reset state,

the input H-bridge control signals consisting of PWM_AP, PWM_AM, PWM_BP, and PWM_BM are ignored, and

the H-bridge MOSFETs are placed in a state where OUTPUTA and OUTPUTB are both low. Asserting the

RESET signal low also causes the short circuit protection latch to be reset. The RESET and HiZ signals are

normally connected to the VALID signal from the TAS5010, when used in a single-ended configuration.

HiZ function

The HiZ function places the output MOSFETs in a high-impedance state when this function is asserted by

placing pin 13 at logic low. This function is usually used in conjunction with the RESET function during power

on and off to reduce or eliminate “pops and clicks” associated with powering the amplifier.

reinitialization sequence

Proper initial conditions for this device include asserting the RESET and HiZ signals until the reset operation

has completed (1 ms). Additionally, when using this device with the TAS5010 controller, this function can be

accomplished by asserting the reset pin on the TAS5010 during the reset sequence (see Figure 3).

audio application considerations

power supply decoupling

Power supply decoupling and layout optimization information should be obtained by following the detailed

information in the application note SLEA005.

optimal power transfer for H-bridge

The TAS5101 is a power H-bridge that is designed to deliver 2

× 15 W/rms into loads of 4 Ω in a single-ended

configuration. Rather than requiring the usual heatsink, the package is designed to deliver this wattage by

careful layout as described in the application note SLAA117. Careful attention must be given to the value of the

high-voltage power supply level for a given load resistance. See recommended operating conditions.