công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

MPC7457 bảng dữ liệu(PDF) 28 Page - Freescale Semiconductor, Inc

tên linh kiện MPC7457
Giải thích chi tiết về linh kiện  RISC Microprocessor Hardware Specifications
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC7457 bảng dữ liệu(HTML) 28 Page - Freescale Semiconductor, Inc

Back Button MPC7457 Datasheet HTML 24Page - Freescale Semiconductor, Inc MPC7457 Datasheet HTML 25Page - Freescale Semiconductor, Inc MPC7457 Datasheet HTML 26Page - Freescale Semiconductor, Inc MPC7457 Datasheet HTML 27Page - Freescale Semiconductor, Inc MPC7457 Datasheet HTML 28Page - Freescale Semiconductor, Inc MPC7457 Datasheet HTML 29Page - Freescale Semiconductor, Inc MPC7457 Datasheet HTML 30Page - Freescale Semiconductor, Inc MPC7457 Datasheet HTML 31Page - Freescale Semiconductor, Inc MPC7457 Datasheet HTML 32Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 68 page
background image
MPC7457 RISC Microprocessor Hardware Specifications, Rev. 5
28
Freescale Semiconductor
Electrical and Thermal Characteristics
Table 14. L3 Bus Interface AC Timing Specifications for PB2 and Late Write SRAMs
At recommended operating conditions. See Table 4.
Parameter
Symbol
All Revisions and L3 I/O
Voltage Modes
Unit
Notes
Min
Max
L3_CLK rise and fall time
tL3CR, tL3CF
—
0.75
ns
1, 2
Setup times: Data and parity
tL3DVEH
0.1
—
ns
2, 3
Input hold times: Data and parity
tL3DXEH
—
0.7
ns
2, 3
Valid times: Data and parity
tL3CHDV
—
2.5
ns
2, 4, 5
Valid times: All other outputs
tL3CHOV
—
1.8
ns
5
Output hold times: Data and parity
tL3CHDX
1.4
—
ns
2, 4, 5
Output hold times: All other outputs
tL3CHOX
1.0
—
ns
2, 5
L3_CLK to high impedance: Data and parity
tL3CHDZ
—
3.0
ns
2
L3_CLK to high impedance: All other outputs
tL3CHOZ
—
3.0
ns
2
Notes:
1. Rise and fall times for the L3_CLK output are measured from 20% to 80% of GVDD.
2. Timing behavior and characterization are currently being evaluated.
3. All input specifications are measured from the midpoint of the signal in question to the midpoint voltage of the rising edge of
the input L3_ECHO_CLKn (see Figure 10). Input timings are measured at the pins.
4. All output specifications are measured from the midpoint voltage of the rising edge of L3_CLKn to the midpoint of the signal
in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-
Ω load (see
Figure 10).
5. Assumes default value of L3OHCR. See Section 5.2.4.1, “Effects of L3OHCR Settings on L3 Bus AC Specifications,” for
more information.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com