DM505LRBABFR datasheet(79/290 Pages) TI1

79 / 290 page

DM505

www.ti.com

SPRS976D – NOVEMBER 2016 – REVISED JULY 2017

Submit Documentation Feedback

Specifications

5.4

Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

PARAMETER

DESCRIPTION

MIN (2)

NOM

MAX DC (3)

MAX (2)

UNIT

Input Power Supply Voltage Range

vdd

Core voltage domain supply

See Section 5.5

vdd_dspeve

DSP-EVE voltage domain supply

See Section 5.5

vdda_per

PER PLL and PER HSDIVIDER

analog power supply

1.71

1.80

1.836

1.89

Maximum noise (peak-peak)

mVPPmax

vdda_ddr_dsp

EVE PLL, DPLL_DDR and DDR

HSDIVIDER analog power supply

1.71

1.80

1.836

1.89

Maximum noise (peak-peak)

mVPPmax

vdda_gmac_core

GMAC PLL, GMAC HSDIVIDER,

DPLL_CORE and CORE HSDIVIDER

analog power supply

1.71

1.80

1.836

1.89

Maximum noise (peak-peak)

mVPPmax

vdda_osc

I/O supply for oscillator section

1.71

1.80

1.836

1.89

Maximum noise (peak-peak)

mVPPmax

vdda_csi

CSI analog power supply

1.71

1.80

1.836

1.89

Maximum noise (peak-peak)

mVPPmax

vdda_dac

DAC analog power supply

1.71

1.80

1.836

1.89

Maximum noise (peak-peak)

mVPPmax

vdda_adc

ADC analog power supply

1.71

1.80

1.836

1.89

Maximum noise (peak-peak)

mVPPmax

vdds18v

1.8V power supply and Power Group

bias supply

1.71

1.80

1.836

1.89

Maximum noise (peak-peak)

mVPPmax

vdds18v_ddr1

1.8v bias supply for Byte0, Byte2,

ECC Byte, Addr Cmd

1.71

1.80

1.836

1.89

Maximum noise (peak-peak)

mVPPmax

vdds18v_ddr2

1.8v bias supply for Addr Cmd

1.71

1.80

1.836

1.89

Maximum noise (peak-peak)

mVPPmax

vdds18v_ddr3

1.8v bias supply for Byte1, Byte3

1.71

1.80

1.836

1.89

Maximum noise (peak-peak)

mVPPmax

vdds_ddr1

EMIF power supply

(1.5V for DDR3 mode /

1.35V DDR3L mode)

1.35-V

Mode

1.28

1.35

1.377

1.42

1.5-V Mode

1.43

1.50

1.53

1.57

Maximum noise (peak-

peak)

1.35-V

Mode

mVPPmax

1.5-V Mode

vdds_ddr2

EMIF power supply

(1.5V for DDR3 mode /

1.35V DDR3L mode)

1.35-V

Mode

1.28

1.35

1.377

1.42

1.5-V Mode

1.43

1.50

1.53

1.57

Maximum noise (peak-

peak)

1.35-V

Mode

mVPPmax

1.5-V Mode

vdds_ddr3

EMIF power supply

(1.5V for DDR3 mode /

1.35V DDR3L mode)

1.35-V

Mode

1.28

1.35

1.377

1.42

1.5-V Mode

1.43

1.50

1.53

1.57

Maximum noise (peak-

peak)

1.35-V

Mode

mVPPmax

1.5-V Mode

DM505LRBABFR bảng dữ liệu(PDF) 79 Page - Texas Instruments

DM505LRBABFR bảng dữ liệu(HTML) 79 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL