DAC38RF82IAAV datasheet(29/140 Pages) TI1

29 / 140 page

DAC38RF82, DAC38RF89

www.ti.com

SLASEA6B – FEBRUARY 2017 – REVISED AUGUST 2017

Product Folder Links: DAC38RF82 DAC38RF89

Submit Documentation Feedback

Table 6. Receiver Equalization Configuration (continued)

EFFECT

[2]

Default

Boost. Equalizer gain boosted by 6 dB, with a 20% reduction in bandwidth, and an increase of

5mW power consumption. May improve performance over long links.

Table 7. Receiver Equalizer Hold

EQHOLD

EFFECT

Equalizer adaption enabled. The equalizer adaption and analysis algorithm is enabled. This should be the default

state.

Equalizer adaption held. The equalizer is held in its current state. Additionally, the adaption and analysis algorithm

is reset.

Table 8. Relationship Between Lane Rate and SerDes PLL Output Frequency

EQBOOST

GAIN BOOST (dB)

BANDWIDTH CHANGE (%)

POWER INCREASE (mW)

-30

-20

When EQ is set to 010 or 011, the equalizer is reconfigured to provide analytical data about the amount of pre

and post cursor equalization respectively present in the received signal. This can in turn be used to adjust the

equalization settings of the transmitting link partner, where a suitable mechanism for communicating this data

back to the transmitter exists. Status information is provided by setting field DTEST in register DTEST (8.5.76) to

“0111” for EQOVER and “0110” for EQUNDER. The procedure is as follows:

1. Enable the equalizer by setting fields EQHLD low and EQ to “001” (register SRDS_CFG1 8.5.86). Allow

sufficient time for the equalizer to adapt;

2. Set EQHLD to 1 to lock the equalizer and reset the adaption algorithm. This also causes both EQOVER and

EQUNDER to become low;

3. Wait at least 48 UI, and proportionately longer if the CDR activity is less than 100%, to ensure the 1 on

EQHLD is sampled and acted upon;

4. Set EQ to “010” or “011”, and EQHLD to 0. The equalization characteristics of the received signal are

analysed (the equalizer response will continue to be locked);

5. Wait at least 150×103 UI to allow time for the analysis to occur, proportionately longer if the CDR activity is

less than 100%;

6. Examine EQOVER and EQUNDER for results of analysis

–

If EQOVER is high, it indicates the signal is over equalized;

–

If EQUNDER is high, it indicates the signal is under equalized;

7. Set EQHLD to 1;

8. Repeat items 3–7 if required;

9. Set EQ to “001”, and EQHLD to 0 to exit analysis mode and return to normal adaptive equalization.

NOTE

When changing EQ from one non-zero value to another, EQHLD must already be 1. If this

is not the case, there is a chance the equalizer could be reset by a transitory input state

(i.e., if EQ is momentarily 000). EQHLD can be set to 0 at the same time as EQ is

changed.

As the equalizer adaption algorithm is designed to equalize the post cursor, EQOVER or

EQUNDER will only be set during post cursor analysis if the amount of post cursor

equalization required is more or less than the adaptive equalizer can provide.

DAC38RF82IAAV bảng dữ liệu(PDF) 29 Page - Texas Instruments

DAC38RF82IAAV bảng dữ liệu(HTML) 29 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL