ICS60101 datasheet(5/8 Pages) ICST

5 / 8 page

LOW PHASE NOISE CLOCK MULTIPLIER

MDS 601-01 L

Revision 111204

In te gr ated Circuit Systems ● 525 Ra ce Street, San Jose, CA 9512 6 ● tel (4 08) 297-1 201 ● www.icst.com

ICS601-01

Note 1: Switching occurs nominally at VDD/2

AC Electrical Characteristics

VDD = 3.3V ±10%, Ambient Temperature -40 to +85° C

Note 2: Input frequency limited by maximum output frequency and multiplication factor (I.e. For 16x,

maximum input frequency is 13.75 MHz).

Operating Supply Current

IDD

No load, 125 MHz

Short Circuit Current

Each output

±40

±60

Input Capacitance

CIN

OE, select pins

Parameter

Symbol

Conditions

Min.

Typ.

Max.

Units

Input Frequency

Fin

MHz

Output Frequency

at 3.3V or 5V

156

MHz

Output Rise Time

tOR

0.8 to 2.0V no load

1.5

Output Fall Time

tOF

0.8 to 2.0V, no load

1.5

Output Clock Duty Cycle

at VDD/2

Maximum Absolute jitter, short

term, 125 MHz

No load

±50

±75

Maximum jitter, one sigma,

125 MHz (x5)

No load

Phase Noise, relative to carrier,

125 MHz (x5)

100 Hz offset

-90

-94

dBc/Hz

Phase Noise, relative to carrier,

125 MHz (x5)

1 kHz

-116

-120

dBc/Hz

Phase Noise, relative to carrier,

125 MHz (x5)

10 kHz offset

-118

-122

dBc/Hz

Phase Noise, relative to carrier,

125 MHz (x5)

100 kHz offset

-115

-119

dBc/Hz

Parameter

Symbol

Conditions

Min.

Typ.

Max.

Units

ICS60101 bảng dữ liệu(PDF) 5 Page - Integrated Circuit Systems

ICS60101 bảng dữ liệu(HTML) 5 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8

bảng dữ liệu tải về

Link URL