DOC4106 datasheet(40/47 Pages) ATMEL

40 / 47 page

AT8xC51SND1C

4106F–8051–10/02

Analog to Digital Converter

Definition of Symbols

Table 52. Analog to Digital Converter Timing Symbol Definitions

Characteristics

Table 53. Analog-to-Digital Converter AC Characteristics

DD =2.7 to 3.3V, TA =0 to 70°C

Notes:

1. A

VDD =AVREFP =3.0 V, AVSS =AVREFN = 0 V. ADC is monotonic with no missing

code.

2. The differential non-linearity is the difference between the actual step width and the

ideal step width (see Figure 27).

3. The integral non-linearity is the peak difference between the center of the actual step

and the ideal transfer curve after appropriate adjustment of gain and offset errors

(see Figure 27).

4. The offset error is the absolute difference between the straight line, which fits the

actual transfer curve (after removing of gain error); and the straight line, which fits the

ideal transfer curve (see Figure 27).

5. The gain error is the relative difference in percent between the straight line which fits

the actual transfer curve (after removing of offset error); and the straight line, which

fits the ideal transfer curve (see Figure 27).

Waveforms

Figure 26. Analog-to-Digital Converter Internal Waveforms

Signals

Conditions

CClock

HHigh

Enable (ADEN bit)

Low

Start Conversion

(ADSST bit)

Symbol

Parameter

Min

Max

Unit

CLCL

Clock Period

1.43

µs

EHSH

Start-up Time

µs

SHSL

Conversion Time

11·T

CLCL

µs

DLE

Differential non-

linearity error(1)( 2)

TBD

LSB

ILE

Integral non-

linearity error

(1)(3)

TBD

LSB

OSE

Offset error

(1)(4)

TBD

LSB

Gain error

(1)(5)

TBD

ADEN Bit

ADSST Bit

EHSH

TSHSL

CLK

TCLCL

DOC4106 bảng dữ liệu(PDF) 40 Page - ATMEL Corporation

DOC4106 bảng dữ liệu(HTML) 40 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

bảng dữ liệu tải về

Link URL