ADC10080 datasheet(3/19 Pages) NSC

3 / 19 page

Pin Descriptions and Equivalent Circuits

Pin No.

Symbol

Equivalent Circuit

Description

ANALOG I/O

IN−

Inverting analog input signal. With a 1.2V reference the

full-scale input signal level is 1.0 V

P-P. This pin may be tied to

COM (pin 4) for single-ended operation.

IN+

Non-inverting analog input signal. With a 1.2V reference the

full-scale input signal level is 1.0 V

P-P.

REF

Reference input. This pin should be bypassed to V

SSA with a

0.1 µF monolithic capacitor. V

REF is 1.20V nominal. This pin

may be driven by a 1.20V external reference if desired. Do

not load this pin.

REFT

REFT and VREFB are high impedance reference bypass pins

only. Connect a 0.1 µF capacitor from each of these pins to

SSA. These pins should not be loaded. VCOM should also be

bypassed with a 0.1 µF capacitor to V

SSA.VCOM may be used

to set the input common voltage V

CM.

COM

REFB

DIGITAL I/O

CLK

Digital clock input. The range of frequencies for this input is

20 MHz to 80 MHz. The input is sampled on the rising edge

of this input.

DF = “1” Two’s Complement

DF = “0” Offset Binary

STBY

This is the standby pin. When high, this pin sets the converter

into standby mode. When this pin is low, the converter is in

active mode.

IRS (Input Range

Select)

IRS=“V

DDA” 2.0 VP-P input range

IRS=“V

SSA” 1.5 VP-P input range

IRS = “Floating” 1.0 V

P-P input range

If using both V

IN+ and VIN- pins, (or differential mode), then

the peak-to-peak voltage refers to the differential voltage

IN+-VIN-).

ADC10080 bảng dữ liệu(PDF) 3 Page - National Semiconductor (TI)

ADC10080 bảng dữ liệu(HTML) 3 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

bảng dữ liệu tải về

Link URL