| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
WM8912 bảng dữ liệu(PDF) 113 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
WM8912 bảng dữ liệu(HTML) 113 Page - Cirrus Logic |
|
113 / 129 page ![]() Production Data WM8912 w PD, Rev 4.1, February 2013 113 REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION REFER TO R94 (5Eh) Analogue Lineout 0 7 LINEOUTL_RM V_SHORT 0 Removes LINEOUTL short 0 = LINEOUTL short enabled 1 = LINEOUTL short removed For normal operation, this bit should be set as the final step of the LINEOUTL Enable sequence. 6 LINEOUTL_EN A_OUTP 0 Enables LINEOUTL output stage 0 = Disabled 1 = Enabled For normal operation, this bit should be set to 1 after the DC offset cancellation has been scheduled. 5 LINEOUTL_EN A_DLY 0 Enables LINEOUTL intermediate stage 0 = Disabled 1 = Enabled For normal operation, this bit should be set to 1 after the output signal path has been configured, and before DC offset cancellation is scheduled. This bit should be set with at least 20us delay after LINEOUTL_ENA. 4 LINEOUTL_EN A 0 Enables LINEOUTL input stage 0 = Disabled 1 = Enabled For normal operation, this bit should be set as the first step of the LINEOUTL Enable sequence. 3 LINEOUTR_R MV_SHORT 0 Removes LINEOUTR short 0 = LINEOUTR short enabled 1 = LINEOUTR short removed For normal operation, this bit should be set as the final step of the LINEOUTR Enable sequence. 2 LINEOUTR_EN A_OUTP 0 Enables LINEOUTR output stage 0 = Disabled 1 = Enabled For normal operation, this bit should be set to 1 after the DC offset cancellation has been scheduled. 1 LINEOUTR_EN A_DLY 0 Enables LINEOUTR intermediate stage 0 = Disabled 1 = Enabled For normal operation, this bit should be set to 1 after the output signal path has been configured, and before DC offset cancellation is scheduled. This bit should be set with at least 20us delay after LINEOUTR_ENA. 0 LINEOUTR_EN A 0 Enables LINEOUTR input stage 0 = Disabled 1 = Enabled For normal operation, this bit should be set as the first step of the LINEOUTR Enable sequence. Register 5Eh Analogue Lineout 0 REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION REFER TO R98 (62h) Charge Pump 0 0 CP_ENA 0 Enable charge-pump digits 0 = disable 1 = enable Register 62h Charge Pump 0 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |