R5F104LEA datasheet(96/213 Pages) RENESAS

96 / 213 page

RL78/G14

2. ELECTRICAL SPECIFICATIONS (TA = -40 to +85

°C)

R01DS0053EJ0330 Rev. 3.30

Page 96 of 208

Aug 12, 2016

Note 4.

This value as an example is calculated when the conditions described in the “Conditions” column are met.

Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.

Note 5.

Use it with EVDD0

≥ Vb.

Note 6.

The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer

rate.

Expression for calculating the transfer rate when 1.8 V

≤ EVDD0 < 3.3 V and 1.6 V ≤ Vb ≤ 2.0 V

Note 7.

This value as an example is calculated when the conditions described in the “Conditions” column are met.

Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.

Caution

Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin

products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode

input buffer selected.

(Remarks are listed on the next page.)

Maximum transfer rate =

[bps]

Baud rate error (theoretical value) =

Transfer rate

× 2

{-Cb

× Rb × In (1 -

)}

× 3

1.5

{-Cb

× Rb × In (1 -

)}

1.5

(

)

× Number of transferred bits

Transfer rate

× 100 [%]

* This value is the theoretical value of the relative difference between the transmission and reception sides.

R5F104LEA bảng dữ liệu(PDF) 96 Page - Renesas Technology Corp

R5F104LEA bảng dữ liệu(HTML) 96 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL