| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
HT68F003 bảng dữ liệu(PDF) 48 Page - Holtek Semiconductor Inc |
|
|
|||||||||||||||||||||||||||||
HT68F003 bảng dữ liệu(HTML) 48 Page - Holtek Semiconductor Inc |
|
48 / 119 page ![]() Rev. 1.41 48 April 11, 2017 Rev. 1.41 49 April 11, 2017 HT68F002/HT68F0025/HT68F003 Cost-Effective Flash MCU with EEPROM HT68F002/HT68F0025/HT68F003 Cost-Effective Flash MCU with EEPROM Bit2 LVRF:LVRfunctionresetflag 0:Notactive 1:Active Thisbitcanbeclearto"0",butcannotbesetto"1". Bit1 Unimplemented,readas"0" Bit0 WRF:WDTControlregistersoftwareresetflag Describeelsewhere Watchdog Time-out Reset during Normal Operation TheWatchdogtime-outResetduringnormaloperationisthesameasanLVRresetexceptthatthe Watchdogtime-outflagTOwillbesetto"1". t RS TD + t SST WD T Ti me -o ut In te r nal R es et Note:tRSTDispower-ondelay,typicaltime=16.7ms WDT Time-out Reset during Normal Operation Timing Chart Watchdog Time-out Reset during SLEEP or IDLE Mode TheWatchdogtime-outResetduringSLEEPorIDLEModeisalittledifferentfromotherkinds ofreset.MostoftheconditionsremainunchangedexceptthattheProgramCounterandtheStack Pointerwillbeclearedto"0"andtheTOflagwillbesetto"1".RefertotheA.C.Characteristicsfor tSSTdetails. t SST WD T Ti me -o ut In te r nal R es et WDT Time-out Reset during SLEEP or IDLE Timing Chart Reset Initial Conditions Thedifferenttypesofresetdescribedaffecttheresetflagsindifferentways.Theseflags,known asPDFandTOarelocatedinthestatusregisterandarecontrolledbyvariousmicrocontroller operations,suchastheSLEEPorIDLEModefunctionorWatchdogTimer.Theresetflagsare showninthetable: TO PDF RESET Conditions 0 0 Power-on reset u u LVR reset during NORMAL or SLOW Mode operation 1 u WDT time-out reset during NORMAL or SLOW Mode operation 1 1 WDT time-out reset during IDLE or SLEEP Mode operation Note:"u"standsforunchanged Thefollowingtableindicatesthewayinwhichthevariouscomponentsofthemicrocontrollerare affectedafterapower-onresetoccurs. Item Condition After RESET Program Counter Reset to zero Interrupts All interrupts will be disabled WDT Clear after reset, WDT begins counting Timer Modules Timer Modules will be turned off Input/Output Ports I/O ports will be setup as inputs Stack Pointer Stack Pointer will point to the top of the stack |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |