AD7985BCPZ datasheet(6/29 Pages) AD

6 / 29 page

Data Sheet

AD7985

Rev. C | Page 5 of 28

TIMING SPECIFICATIONS

AVDD = DVDD = 2.5 V, BVDD = 5 V, VIO = 1.8 V to 2.7 V, VREF = 4.096 V, TA = −40°C to +85°C, unless otherwise noted.1

Table 4.

Parameter

Symbol

Test Conditions/Comments

Min

Typ

Max

Unit

Conversion Time: CNV Rising Edge

to Data Available

tCONV

Turbo mode/normal mode

320/420

Acquisition Time

tACQ

Time Between Conversions

tCYC

Turbo mode/normal mode

400/500

CNV Pulse Width

tCNVH

CS mode

Data Read During Conversion

tDATA

Turbo mode/normal mode

190/290

Quiet Time During Acquisition from Last SCK

Falling Edge to CNV Rising Edge

tQUIET

SCK Period

tSCK

CS mode

tSCK

Chain mode

SCK Low Time

tSCKL

3.5

SCK High Time

tSCKH

3.5

SCK Falling Edge to Data Remains Valid

tHSDO

SCK Falling Edge to Data Valid Delay

tDSDO

CNV or SDI Low to SDO D15 MSB Valid

tEN

CNV or SDI High or Last SCK Falling Edge

to SDO High Impedance

tDIS

CS mode

SDI Valid Setup Time from CNV Rising Edge

tSSDICNV

SDI Valid Hold Time from CNV Rising Edge

tHSDICNV

CS mode

tHSDICNV

Chain mode

SCK Valid Setup Time from CNV Rising Edge

tSSCKCNV

Chain mode

SCK Valid Hold Time from CNV Rising Edge

tHSCKCNV

Chain mode

SDI Valid Setup Time from SCK Falling Edge

tSSDISCK

Chain mode

SDI Valid Hold Time from SCK Falling Edge

tHSDISCK

Chain mode

SDI High to SDO High

tDSDOSDI

Chain mode with busy indicator

See Figure 2 and Figure 3 for load conditions.

500µA

IOL

500µA

IOH

1.4V

TO SDO

20pF

Figure 2. Load Circuit for Digital Interface Timing

90% VIO

10% VIO

VIH1

VIL1

VIH1

tDELAY

1MINIMUM VIH AND MAXIMUM VIL USED. SEE DIGITAL INPUTS

SPECIFICATIONS IN TABLE 3.

Figure 3. Voltage Levels for Timing

AD7985BCPZ bảng dữ liệu(PDF) 6 Page - Analog Devices

AD7985BCPZ bảng dữ liệu(HTML) 6 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

bảng dữ liệu tải về

Link URL