STA321MPL1TR datasheet(26/80 Pages) STMICROELECTRONICS

26 / 80 page

Registers

STA321MPL1

26/80

DocID029389 Rev 1

5.2.2

Configuration register C (0x02) - serial output formats

The STA321MPL1 features a serial audio output interface that consists of 8 channels. The

serial audio output always acts as a slave to the serial audio input interface and, therefore,

all output clocks are synchronous with the input clocks. The output sampling frequency (fs)

is also equivalent to the input sampling frequency. In the case of the PDM input, the serial

audio output acts as a master with an output sampling frequency of 8 xfs, 4 xfs or fs

depending on the SAOD4 bit. The output serial format can be selected independently from

the input format and is done via the SAO and SAOFB bits.

SAOD4

SAOFB

SAO3

SAO2

SAIO

SAO0

000

Bit

RST

Name

Description

0RW

SAO0

Serial audio output interface format: determines the

interface format of the output serial digital audio

interface.

1RW

SAO1

2RW

SAO2

3RW

SAO3

Bit

RST

Name

Description

SAOFB

Determines MSB or LSB first for all SAO formats:

0: MSB first

1: LSB first

Bit

RST

Name

Description

SAOD4

Enables decimation by 4 on SAO interface for PDM

input; no effect for others.

0: div by 1

1: div by 4 (1)

1. To avoid any aliasing on SAO streaming, a low-pass filter needs to be implemented in one of the available

user-programmable biquads.

STA321MPL1TR bảng dữ liệu(PDF) 26 Page - STMicroelectronics

STA321MPL1TR bảng dữ liệu(HTML) 26 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

bảng dữ liệu tải về

Link URL