AD1833AAST datasheet(12/20 Pages) AD

12 / 20 page

REV. 0

AD1833A

–12–

Table X. DAC Control Register 3

Function

Stereo Replicate

Address

Reserved

* Reserved* (192 kHz)

MCLK Select

Zero Detect

Reserved

TDM Mode

15–12

9–6

4–3

1000

0 = Normal

00 = IMCLK = MCLK

0 = Active High

0 = Master

1 = Replicate

01 = IMCLK = MCLK

1 = Active Low

1 = Slave

10 = IMCLK = MCLK

*Must be programmed to zero.

DAC CONTROL REGISTER 2

DAC Control Register 2 contains individual channel mute

controls for each of the six DACs. Default operation (bit = 0) is

muting off. Bits 9 through 6 of Control Register 2 are reserved

and should be programmed to zero (see Table VIII).

DAC CONTROL REGISTER 3

Stereo Replicate

The AD1833A allows the stereo information on Channel 1

(SDIN1—Left 1 and Right 1) to be copied to Channels 2 and 3

(Left/Right 2 and Left/Right 3). These signals can be used in an

external summing amplifier to increase potential signal SNR.

Stereo replicate mode can be enabled by writing to control Bit 5

(see Table XI). Note that replication is not reflected in the zero

flag status.

Table XI. Stereo Replicate

Bit 5

Stereo Mode

0Normal

1Channel 1 Data Replicated on Channels 2 and 3

Table VIII. DAC Control Register 2

Function

Address

Reserved

Mute Control

15–12

9–6

0001

Channel 6

Channel 5

Channel 4

Channel 3

Channel 2

Channel 1

0 = Mute Off

0 = Mute Off 0 = Mute Off

0 = Mute Off

0 = Mute Off 0 = Mute Off

1 = Mute On

1 = Mute On 1 = Mute On

1 = Mute On

1 = Mute On 1 = Mute On

*Must be programmed to zero.

Table IX. Muting Control

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Muting

XXXXX1

Mute Channel 1

XXXX1

Mute Channel 2

XXX1

Mute Channel 3

XX1

XXX

Mute Channel 4

XXXX

Mute Channel 5

XXXXX

Mute Channel 6

AD1833AAST bảng dữ liệu(PDF) 12 Page - Analog Devices

AD1833AAST bảng dữ liệu(HTML) 12 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

bảng dữ liệu tải về

Link URL