STM32F769AI datasheet(181/255 Pages) STMICROELECTRONICS

181 / 255 page

DocID029041 Rev 4

181/255

STM32F765xx STM32F767xx STM32F768Ax STM32F769xx

Electrical characteristics

224

Figure 46. SPI timing diagram - slave mode and CPHA = 0

tsu(MI)

Data input setup time

Master mode

9(4)

tsu(SI)

Slave mode

4.5

th(MI)

Data input hold time

Master mode

0(4)

th(SI)

Slave mode

ta(SO)

Data output access time

Slave mode

tdis(SO)

Data output disable time

Slave mode

tv(SO)

Data output valid time

Slave mode 2.7≤VDD≤3.6V

6.5

Slave mode 1.71≤VDD≤3.6V

6.5

13.5

tv(MO)

Master mode

th(SO)

Data output hold time

Slave mode

1.71≤VDD≤3.6V

4.5

th(MO)

Master mode

1. Guaranteed by characterization results.

2. Excepting SPI1 with SCK IO pin mapped on PA5. In this configuration, Maximum achievable frequency is 40MHz.

3. Maximum Frequency of Slave Transmitter is determined by sum of Tv(SO) and Tsu(MI) intervals which has to fit into SCK

level phase preceding the SCK sampling edge.This value can be achieved when it communicates with a Master having

Tsu(MI)=0 while signal Duty(SCK)=50%.

4. Only for SPI6.

Table 85. SPI dynamic characteristics(1) (continued)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

STM32F769AI bảng dữ liệu(PDF) 181 Page - STMicroelectronics

STM32F769AI bảng dữ liệu(HTML) 181 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL