STM32F769AI datasheet(180/255 Pages) STMICROELECTRONICS

180 / 255 page

Electrical characteristics

STM32F765xx STM32F767xx STM32F768Ax STM32F769xx

180/255

DocID029041 Rev 4

SPI interface characteristics

Unless otherwise specified, the parameters given in Table 85 for the SPI interface are

derived from tests performed under the ambient temperature, fPCLKx frequency and VDD

supply voltage conditions summarized in Table 17, with the following configuration:

•

Output speed is set to OSPEEDRy[1:0] = 11

•

Capacitive load C = 30 pF

•

Measurement points are done at CMOS levels: 0.5VDD

Refer to Section 5.3.20: I/O port characteristics for more details on the input/output alternate

function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 85. SPI dynamic characteristics(1)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

fSCK

1/tc(SCK)

SPI clock frequency

Master mode

SPI1,4,5,6

2.7≤VDD≤3.6

54(2)

MHz

Master mode

SPI1,4,5,6

1.71≤VDD≤3.6

Master transmitter mode

SPI1,4,5,6

1.71≤VDD≤3.6

Slave receiver mode

SPI1,4,5,6

1.71≤VDD≤3.6

Slave mode transmitter/full

duplex

SPI1,4,5,6

2.7≤VDD≤3.6

50(3)

Slave mode transmitter/full

duplex

SPI1,4,5,6

1.71≤VDD≤3.6

37(3)

Master & Slave mode

SPI2,3

1.71≤VDD≤3.6

tsu(NSS)

NSS setup time

Slave mode, SPI presc = 2

4*TPLCK

th(NSS)

NSS hold time

Slave mode, SPI presc = 2

2*TPLCK

tw(SCKH)

tw(SCKL)

SCK high and low time

Master mode

TPLCK - 2

TPLCK

TPLCK + 2

STM32F769AI bảng dữ liệu(PDF) 180 Page - STMicroelectronics

STM32F769AI bảng dữ liệu(HTML) 180 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL