| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
STM32F383RC bảng dữ liệu(PDF) 95 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F383RC bảng dữ liệu(HTML) 95 Page - STMicroelectronics |
|
95 / 125 page ![]() DocID023367 Rev 2 95/125 STM32F383xx Electrical characteristics 109 6.3.16 12-bit ADC characteristics Unless otherwise specified, the parameters given in Table 58 are preliminary values derived from tests performed under ambient temperature, fPCLK2 frequency and VDDA supply voltage conditions summarized in Table 22. Note: It is recommended to perform a calibration after each power-up. Table 58. ADC characteristics Symbol Parameter Conditions Min Typ Max Unit VDDA Power supply 2.4 - 3.6 V VREF+ Positive reference voltage 2.4 - VDDA V IDDA(ADC)(1) Current consumption from VDDA VDDA = 3.3 V - 0.9 - mA IVREF Current on the VREF input pin - 160(2) 220(2) µA fADC ADC clock frequency 0.6 - 14 MHz fS(3) Sampling rate 0.05 - 1 MHz fTRIG(3) External trigger frequency fADC = 14 MHz - - 823 kHz -- 17 1/fADC VAIN Conversion voltage range 0 (VSSA or VREF- tied to ground) -VREF+ V RSRC(3) Signal source impedance See Equation 1 and Table 59 for details -- 50 κΩ RADC(3) Sampling switch resistance - - 1 κΩ CADC(3) Internal sample and hold capacitor -- 8 pF tCAL(3) Calibration time fADC = 14 MHz 5.9 µs 83 1/fADC tlat(3) Injection trigger conversion latency fADC = 14 MHz - - 0.214 µs -- 2(4) 1/fADC tlatr(3) Regular trigger conversion latency fADC = 14 MHz - - 0.143 µs -- 2(4) 1/fADC tS(3) Sampling time fADC = 14 MHz 0.107 - 17.1 µs 1.5 - 239.5 1/fADC tSTAB(3) Power-up time 0 0 1 µs tCONV(3) Total conversion time (including sampling time) fADC = 14 MHz 1 - 18 µs 14 to 252 (tS for sampling +12.5 for successive approximation) 1/fADC 1. During conversion of the sampled value (12.5 x ADC clock period), an additional consumption of 100 µA on IDDA and 60 µA on IDD is present 2. Based on characterization, not tested in production. 3. Guaranteed by design, not tested in production. 4. For external triggers, a delay of 1/fPCLK2 must be added to the latency specified in Table 58 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |