ST72325AR7-Auto datasheet(220/243 Pages) STMICROELECTRONICS

220 / 243 page

Obsolete

Product(s)

- Obsolete

Product(s)

Electrical characteristics

ST72325xxx-Auto

220/243

Doc ID 13770 Rev 3

Figure 97.

Typical A/D converter application

19.12.1

Analog power supply and reference pins

Depending on the MCU pin count, the package may feature separate VAREF and VSSA

analog power supply pins. These pins supply power to the A/D converter cell and function

as the high and low reference voltages for the conversion.

Separation of the digital and analog power pins allow board designers to improve A/D

performance. Conversion accuracy can be impacted by voltage drops and noise in the event

of heavily loaded or badly decoupled power supply lines (see Section 19.12.2: General PCB

design guidelines).

Figure 95.

RAIN maximum versus fADC with

CAIN =0pF

(1)

Figure 96.

Recommended CAIN and RAIN

values(1)

CPARASITIC represents the capacitance of the PCB

(dependent on soldering and PCB layout quality) plus

the pad capacitance (3pF). A high CPARASITIC value will

downgrade conversion accuracy. To remedy this, fADC

should be reduced.

This graph shows that, depending on the input signal

variation (fAIN), CAIN can be increased for stabilization

time and decreased to allow the use of a larger serial

resistor (RAIN).

010

CPARASITIC (pF)

2 MHz

1 MHz

0.1

100

1000

0.01

0.1

fAIN(KHz)

Cain 10 nF

Cain 22 nF

Cain 47 nF

AINx

ST72XXX

VDD

Ilkg

0.6V

CADC

12pF

VAIN

RAIN

10-bit A/D

conversion

max

CAIN

ST72325AR7-Auto bảng dữ liệu(PDF) 220 Page - STMicroelectronics

ST72325AR7-Auto bảng dữ liệu(HTML) 220 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL