công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ST7262XXX bảng dữ liệu(PDF) 80 Page - STMicroelectronics

tên linh kiện ST7262XXX
Giải thích chi tiết về linh kiện  Low speed USB 8-bit MCU with 3 endpoints
PDF  139 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7262XXX bảng dữ liệu(HTML) 80 Page - STMicroelectronics

Back Button ST7262XXX Datasheet HTML 76Page - STMicroelectronics ST7262XXX Datasheet HTML 77Page - STMicroelectronics ST7262XXX Datasheet HTML 78Page - STMicroelectronics ST7262XXX Datasheet HTML 79Page - STMicroelectronics ST7262XXX Datasheet HTML 80Page - STMicroelectronics ST7262XXX Datasheet HTML 81Page - STMicroelectronics ST7262XXX Datasheet HTML 82Page - STMicroelectronics ST7262XXX Datasheet HTML 83Page - STMicroelectronics ST7262XXX Datasheet HTML 84Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 139 page
background image
ST7262xxx
80/139
Doc ID 6996 Rev 5
SERIAL COMMUNICATIONS INTERFACE (Cont’d)
DATA REGISTER (SCIDR)
Read/Write
Reset Value: Undefined
Contains the Received or Transmitted data char-
acter, depending on whether it is read from or writ-
ten to.
The Data register performs a double function (read
and write) since it is composed of two registers,
one for transmission (TDR) and one for reception
(RDR).
The TDR register provides the parallel interface
between the internal bus and the output shift reg-
ister (see Figure 46).
The RDR register provides the parallel interface
between the input shift register and the internal
bus (see Figure 46).
BAUD RATE REGISTER (SCIBRR)
Read/Write
Reset Value: 0000 0000 (00h)
Bits 7:6 = SCP[1:0] First SCI Prescaler
These 2 prescaling bits allow several standard
clock division ranges:
Bits 5:3 = SCT[2:0] SCI Transmitter rate divisor
These 3 bits, in conjunction with the SCP1 & SCP0
bits define the total division applied to the bus
clock to yield the transmit rate clock in convention-
al Baud Rate Generator mode.
Bits 2:0 = SCR[2:0] SCI Receiver rate divisor.
These 3 bits, in conjunction with the SCP[1:0] bits
define the total division applied to the bus clock to
yield the receive rate clock in conventional Baud
Rate Generator mode.
70
DR7
DR6
DR5
DR4
DR3
DR2
DR1
DR0
70
SCP1
SCP0
SCT2
SCT1
SCT0
SCR2
SCR1
SCR0
PR Prescaling factor
SCP1
SCP0
10
0
30
1
41
0
13
1
1
TR dividing factor
SCT2
SCT1
SCT0
10
0
0
20
0
1
40
1
0
80
1
1
16
1
0
0
32
1
0
1
64
1
1
0
128
1
1
1
RR Dividing factor
SCR2
SCR1
SCR0
10
0
0
20
0
1
40
1
0
80
1
1
16
1
0
0
32
1
0
1
64
1
1
0
128
1
1
1
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com