| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ST7MC1K2-Auto bảng dữ liệu(PDF) 363 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7MC1K2-Auto bảng dữ liệu(HTML) 363 Page - STMicroelectronics |
|
363 / 371 page ![]() Obsolete Product(s) - Obsolete Product(s) ST7MC1K2-Auto, ST7MC1K6-Auto, ST7MC2S4-Auto, ST7MC2S6-Auto Known limitations 363/371 15.3.2 Workaround Disable the timer interrupt before disabling the timer. While enabling, first enable the timer, then enable the timer interrupts. Perform the following to disable the timer ● TACR1 = 0x00h; // Disable the compare interrupt. ● TACSR | = 0x40; // Disable the timer. Perform the following to enable the timer again ● TACSR & = ~0x40; // Enable the timer. ● TACR1 = 0x40; // Enable the compare interrupt. 15.4 LINSCI limitations 15.4.1 LINSCI wrong break duration SCI mode A single break character is sent by setting and resetting the SBK bit in the SCICR2 register. In some cases, the break character may have a longer duration than expected: ● 20 bits instead of 10 bits if M = 0 ● 22 bits instead of 11 bits if M = 1. In the same way, as long as the SBK bit is set, break characters are sent to the TDO pin. This may lead to generate one break more than expected. Occurrence The occurrence of the problem is random and proportional to the baudrate. With a transmit frequency of 19200 baud (fCPU = 8 MHz and SCIBRR = 0xC9), the wrong break duration occurrence is around 1%. Workaround If this wrong duration is not compliant with the communication protocol in the application, software can request that an Idle line be generated before the break character. In this case, the break duration is always correct assuming the application is not doing anything between the idle and the break. This can be ensured by temporarily disabling interrupts. The exact sequence is: ● Disable interrupts ● Reset and set TE (IDLE request) ● Set and reset SBK (break request) ● Re-enable interrupts LIN mode If the LINE bit in the SCICR3 is set and the M bit in the SCICR1 register is reset, the LINSCI is in LIN master mode. A single break character is sent by setting and resetting the SBK bit in the SCICR2 register. In some cases, the break character may have a longer duration than expected: ● 24 bits instead of 13 bits Obsolete Product(s) - Obsolete Product(s) |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |