ST7MC1K2-Auto datasheet(304/371 Pages) STMICROELECTRONICS

304 / 371 page

Obsolete

Product(s)

- Obsolete

Product(s)

Instruction set

ST7MC1K2-Auto, ST7MC1K6-Auto, ST7MC2S4-Auto, ST7MC2S6-Auto

304/371

11.1.1

Inherent

All inherent instructions consist of a single byte. The opcode fully specifies all the required information for

the CPU to process the operation.

Relative

Indirect

jrne [$10]

PC+/-127

00..FF

byte

+ 2

Bit

Direct

bset $10,#7

00..FF

+ 1

Bit

Indirect

bset [$10],#7

00..FF

byte

+ 2

Bit

Direct

Relative btjt $10,#7,skip

00..FF

+ 2

Bit

Indirect Relative btjt [$10],#7,skip 00..FF

00..FF

byte

+ 3

Table 179.

Inherent instructions

Inherent instruction

Function

NOP

No operation

TRAP

S/W interrupt

WFI

Wait for interrupt (low power mode)

HALT

Halt oscillator (lowest power mode)

RET

Sub-routine return

IRET

Interrupt sub-routine return

SIM

Set interrupt mask (level 3)

RIM

Reset interrupt mask (level 0)

SCF

Set carry flag

RCF

Reset carry flag

RSP

Reset stack pointer

Load

CLR

Clear

Push/pop

Push/pop to/from the stack

INC/DEC

Increment/decrement

TNZ

Test negative or zero

CPL, NEG

1 or 2 complement

MUL

Byte multiplication

SLL, SRL, SRA, RLC, RRC

Shift and rotate operations

SWAP

Swap nibbles

Table 178.

CPU addressing mode overview (continued)

Mode

Syntax

Destination

Pointer address

(Hex.)

Pointer size

(Hex.)

Length

(bytes)

Obsolete

Product(s)

- Obsolete

Product(s)

ST7MC1K2-Auto bảng dữ liệu(PDF) 304 Page - STMicroelectronics

ST7MC1K2-Auto bảng dữ liệu(HTML) 304 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL