| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ST7MC1K2-Auto bảng dữ liệu(PDF) 242 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7MC1K2-Auto bảng dữ liệu(HTML) 242 Page - STMicroelectronics |
|
242 / 371 page ![]() Obsolete Product(s) - Obsolete Product(s) On-chip peripherals ST7MC1K2-Auto, ST7MC1K6-Auto, ST7MC2S4-Auto, ST7MC2S6-Auto 242/371 MPHST phase state register A preload register enables software to asynchronously update the channel configuration for the next step (during the previous commutation interrupt routine for example): the OO[5:0] bits in the MPHST register are copied to the phase register on a C event. Direct access to the phase register is also possible when the DAC bit in the MCRA register is set. Note: In direct access mode (DAC bit is set in MCRA register): 1. A C event is generated as soon as there is a write access to OO[5:0] bits in MPHST register. 2. The PWM application is selected by the OS0 bit in the MCRB register. 3. Regardless of the value of the CKE bit in the MCRA register, the MTIM Clock is disabled and D and Z events are not detected. The polarity register is used to match the polarity of the power drivers keeping the same control logic and software. If one of the OPx bits in the MPOL register is set, this means the switch x is ON when MCOx is VDD. Each output status depends also on the momentary state of the PWM, its group (low or high), and the peripheral state. PWM features The outputs can be split in two PWM groups in order to differentiate the high side and the low side switches. This output property can be programmed using the OE[5:0] bits in the MPAR register. Table 107. Output state OP[5:0] bit OO[5:0] bit MCO[5:0] pin 00 1 (OFF) 0 1 0-(PWM allowed) 10 0 (OFF) 1 1 1-(PWM allowed) Table 108. DAC and MOE bit meaning MOE bit DAC bit Effect on output 0 x Reset state(1) 1. The reset state of the outputs can be either high impedance, low or high state depending on the corresponding option bit. 1 0 Standard running mode 11 MPHST register value (depending on MPOL, MPAR register values and PWM setting). See Table 155. Table 109. Meaning of the OE[5:0] bits OE[5:0] Channel group 0 High channel 1 Low channel Obsolete Product(s) - Obsolete Product(s) |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |