công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ST7LITE49K2 bảng dữ liệu(PDF) 175 Page - STMicroelectronics

tên linh kiện ST7LITE49K2
Giải thích chi tiết về linh kiện  Communication interfaces
PDF  245 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7LITE49K2 bảng dữ liệu(HTML) 175 Page - STMicroelectronics

Back Button ST7LITE49K2 Datasheet HTML 171Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 172Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 173Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 174Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 175Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 176Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 177Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 178Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 179Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 175 / 245 page
background image
ST7LITE49K2
On-chip peripherals
175/245
Data register high (ADCDRH)
Reset value: xxxx xxxx (xxh)
Bits 7:0 = D[9:2] MSB of Analog Converted Value
ADC control/data register low (ADCDRL)
Reset value: 0000 00xx (0xh)
Bits 7:5 = Reserved. Forced by hardware to 0.
Bit 4 = AMPCAL Amplifier calibration bit
This bit is set and cleared by software. It is advised to use this bit to calibrate the ADC
when amplifier is ON. Setting this bit internally connects amplifier input to 0V. Hence,
corresponding ADC output can be used in software to eliminate amplifier-offset error.
0: Calibration off
1: Calibration on (The input voltage of the amplifier is set to 0V)
Bit 3 = SLOW Slow mode bit
This bit is set and cleared by software. It is used together with the SPEED bit in the
ADCCSR register to configure the ADC clock speed as shown on the table below.
Bit 2 = AMPSEL Amplifier selection bit
This bit is set and cleared by software.
0: Amplifier is not selected
1: Amplifier is selected
Note:
When AMPSEL=1 it is mandatory that fADC be less than or equal to 2 MHz.
Bits 1:0 = D[1:0] LSB of analog converted value
7
0
D9
D8
D7
D6
D5
D4
D3
D2
Read only
7
0
0
0
0
AMPCAL
SLOW
AMPSEL
D1
D0
Read/write
Table 56.
Configuring the ADC clock speed
fADC
(1)
1.
The maximum allowed value of fADC is 4 MHz (see Section 13.11 on page 226)
SLOW
SPEED
fCPU/2
0
0
fCPU
01
fCPU/4
1
x



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com