TNETV6446AINZWT datasheet(167/227 Pages) TI1

167 / 227 page

PCLK

(Positive Edge Clocking)

PCLK

(Negative Edge Clocking)

7, 9

HD/VD

CCD[15:0]

8, 10

11, 13

12, 14

C_WE/C_FIELD

PCLK

(Positive Edge Clocking)

CCD[15:0]

C_WE

PCLK

(Negative Edge Clocking)

TMS320DM6446

www.ti.com

SPRS283H – DECEMBER 2005 – REVISED SEPTEMBER 2010

Figure 6-47. VPFE (CCD) Slave Mode Input Data Timing

Table 6-55. Timing Requirements for VPFE (CCD) Master Mode(1) (see Figure 6-48)

A-513,

-594,

NO.

UNIT

-810

MIN

MAX

tsu(CCDV-PCLK)

Setup time, CCD valid before PCLK edge

th(PCLK-CCDV)

Hold time, CCD valid after PCLK edge

tsu(CWEV-PCLK)

Setup time, C_WE valid before PCLK edge

th(PCLK-CWEV)

Hold time, C_WE valid after PCLK edge

(1)

The VPFE may be configured to operate in either positive or negative edge clocking mode. When in positive edge clocking mode the

rising edge of PCLK is referenced. When in negative edge clocking mode the falling edge of PCLK is referenced.

Figure 6-48. VPFE (CCD) Master Mode Input Data Timing

Peripheral and Electrical Specifications

167

Submit Documentation Feedback

Product Folder Link(s): TMS320DM6446

TNETV6446AINZWT bảng dữ liệu(PDF) 167 Page - Texas Instruments

TNETV6446AINZWT bảng dữ liệu(HTML) 167 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL