TNETV1647GSTZWT datasheet(85/236 Pages) TI1

85 / 236 page

TMS320DM6441

www.ti.com

SPRS359E – SEPTEMBER 2006 – REVISED AUGUST 2010

3.5.6.10 HPI and EMIFA/ATA Pin Multiplexing

When the HPIEN bit is set, the HPI module is given control of most of the EMIFA/ATA control pins as well

as the EMIFA/ATA data bus. Table 3-33 shows which pins the HPI controls. HPIEN is set to 1 when the

state of the BTSEL[1:0] pins = 10 is latched at the rising edge of reset. Also, this bit can be manipulated

after reset by software. When the ATAEN bit is set and HPIEN is 0, the ATA mode of operation for pins

shared with the HPI is available. EMIFA mode functionality for the shared HPI pins is set when both

HPIEN and ATAEN are '0'.

Table 3-33. HPI and EMIFA/ATA Pin Multiplexing

PINMUX0

MULTIPLEXED PINS

BIT FIELDS

HR/W/

HRDY/

HDS1/

HDS2/

HCNTLB/

HINT/

HD[15:0]/

HPI

ATA

HCS/

HHWIL/

HCNTLA/

INTRQ/

EM_WAIT/

DIOR/

DIOW/

ATA2/

ATA0/

DD[15:0]/

EM_CS2

EM_A[1]

EM_A[2]

EM_R/W

IORDY

EM_OE

EM_WE

EM_A[0]

EM_BA[0]

EM_D[15:0]

EM_CS2

EM_A[1](1)

EM_R/W

EM_WAIT

EM_OE

EM_WE

EM_A[2](1)

EM_A[0](1)

EM_BA[0]

EM_D[15:0]

EM_CS2

EM_A[1](1)

INTRQ

IORDY

DIOR

DIOW

EM_A[2](1)

EM_A[0](1)

ATA0

DD[15:0]

HCS

HHWIL

HR/W

HRDY

HDS1

HDS2

HCNTLA

HCNTLB

HINT

HD[15:0]

(1)

This pin shares GPIO functionality and is set by AEAW[4:0] as shown in Table 3-12, Table 3-13, and Table 3-14.

Device Configurations

Submit Documentation Feedback

Product Folder Link(s): TMS320DM6441

TNETV1647GSTZWT bảng dữ liệu(PDF) 85 Page - Texas Instruments

TNETV1647GSTZWT bảng dữ liệu(HTML) 85 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL