TNETV1647GSTZWT datasheet(228/236 Pages) TI1

228 / 236 page

TMS320DM6441

SPRS359E – SEPTEMBER 2006 – REVISED AUGUST 2010

www.ti.com

6.25.1

Host-Port Interface (HPI) Electrical Data/Timing

Table 6-116. Timing Requirements for Host-Port Interface Cycles(1) (2)

(see Figure 6-81 through Figure 6-82)

1.05 V and

1.2 V

NO.

UNIT

MIN

MAX

tsu(SELV-HSTBL)

Setup time, select signals(3) valid before HSTROBE low

th(HSTBL-SELV)

Hold time, select signals(3) valid after HSTROBE low

tw(HSTBL)

Pulse duration, HSTROBE low

tw(HSTBH)

Pulse duration, HSTROBE high between consecutive accesses

tsu(HDV-HSTBH)

Setup time, host data valid before HSTROBE high

th(HSTBH-HDV)

Hold time, host data valid after HSTROBE high

Hold time, HSTROBE high after HRDY low. HSTROBE should not

th(HRDYL-HSTBH)

beinactivated until HRDY is active (low); otherwise, HPI writes will not

complete properly.

(1)

HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

(2)

P = 1/CPU clock frequency in ns. For example, when running parts at 405 MHz, use P = 2.47 ns.

(3)

Select signals include: HCNTL[1:0] and HR/W. For HPI16 mode only, select signals also include HHWIL.

Table 6-117. Switching Characteristics Over Recommended Operating Conditions

During Host-Port Interface Cycles(1) (see Figure 6-81 through Figure 6-82)

1.05 V and 1.2 V

NO.

PARAMETER

UNIT

MIN

MAX

td(HSTBL-HRDYH)

Delay time, HSTROBE low to HRDY high(2)

td(HSTBL-HDLZ)

Delay time, HSTROBE low to HD low impedance for an HPI read

td(HDV-HRDYL)

Delay time, HD valid to HRDY low

toh(HSTBH-HDV)

Output hold time, HD valid after HSTROBE high

1.5

td(HSTBH-HDHZ)

Delay time, HSTROBE high to HD high impedance

td(HSTBL-HDV)

Delay time, HSTROBE low to HD valid (HPI16 mode, 2nd half-word only)

td(HCSL-HRDYH)

Delay time, HCS low to HRDY high

(1)

HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

(2)

This parameter is used during HPID reads and writes. For reads, at the beginning of the first half-word transfer (HPI16) on the falling

edge of HSTROBE, the HPI sends the request to the EDMA3 internal address generation hardware, and HRDY remains high until the

EDMA3 internal address generation hardware loads the requested data into HPID. For writes, HRDY goes high if the internal write buffer

is full.

228

Peripheral and Electrical Specifications

Submit Documentation Feedback

Product Folder Link(s): TMS320DM6441

TNETV1647GSTZWT bảng dữ liệu(PDF) 228 Page - Texas Instruments

TNETV1647GSTZWT bảng dữ liệu(HTML) 228 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL