công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

PC87364-XXX/VLA bảng dữ liệu(PDF) 172 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
tên linh kiện PC87364-XXX/VLA
Giải thích chi tiết về linh kiện  128-Pin LPC SuperI/O with Extended Wake-Up and Protection Support
PDF  180 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NSC [National Semiconductor (TI)]
Trang chủ  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87364-XXX/VLA bảng dữ liệu(HTML) 172 Page - National Semiconductor (TI)

Back Button PC87364-XXX/VLA Datasheet HTML 168Page - National Semiconductor (TI) PC87364-XXX/VLA Datasheet HTML 169Page - National Semiconductor (TI) PC87364-XXX/VLA Datasheet HTML 170Page - National Semiconductor (TI) PC87364-XXX/VLA Datasheet HTML 171Page - National Semiconductor (TI) PC87364-XXX/VLA Datasheet HTML 172Page - National Semiconductor (TI) PC87364-XXX/VLA Datasheet HTML 173Page - National Semiconductor (TI) PC87364-XXX/VLA Datasheet HTML 174Page - National Semiconductor (TI) PC87364-XXX/VLA Datasheet HTML 175Page - National Semiconductor (TI) PC87364-XXX/VLA Datasheet HTML 176Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 172 / 180 page
background image
10.0 Device Characteristics (Continued)
170
www.national.com
10.4.3
LCLK and LRESET
Symbol
Parameter
Min
Max
Units
tCYC
Note 1.
Note 1. The PCI may have any clock frequency between nominal DC and
33 MHz. Device operational parameters at frequencies under 16
MHz may be guaranteed by design rather than by testing. The clock
frequency may be changed at any time during the operation of the
system as long as the clock edges remain “clean” (monotonic) and
the minimum cycle and high and low times are not violated. The
clock may only be stopped in a low state.
LCLK Cycle Time
30
ns
tHIGH
LCLK High Time
11
ns
tLOW
LCLK Low Time
11
ns
-
LCLK Slew RateNote 2.
Note 2. Rise and fall times are specified in terms of the edge rate measured
in V/ns. This slew rate must be met across the minimum peak-to-
peak portion of the clock wavering as shown below.
1
4
V/ns
-
LRESET Slew RateNote 3.
Note 3. The minimum LRESET slew rate applies only to the rising (de-
assertion) edge of the reset signal, and ensures that system noise
cannot render an otherwise a monotonic signal to appear to bounce
in the switching range.
50
mV/ns
0.6 VDD
0.2 VDD
0.5 VDD
0.4 VDD
0.3 VDD
0.4 VDD p-to-p
(minimum)
tHIGH
tLOW
3.3 V Clock
tCYC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com