| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
STCF04 bảng dữ liệu(PDF) 18 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STCF04 bảng dữ liệu(HTML) 18 Page - STMicroelectronics |
|
18 / 43 page ![]() Detailed description STCF04 18/43 Doc ID 022927 Rev 3 Data transmission from the main microprocessor to the STCF04 and vice versa takes place through the 2 I²C bus interface wires, consisting of the two lines SDA and SCL (pull-up resistors to a positive supply voltage must be externally connected). 8.1.8 Data validity As shown in Figure 5, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW. 8.1.9 START and STOP conditions Both data and clock lines remain HIGH when the bus is not busy. As shown in Figure 6, a START condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The STOP condition is a LOW to HIGH transition of the SDA line while SCL is HIGH. A STOP condition must be sent before each START condition. Figure 5. Data validity on the I²C bus CS11340 Figure 6. Timing diagram on I²C bus |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |