| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
A6984 bảng dữ liệu(PDF) 23 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
A6984 bảng dữ liệu(HTML) 23 Page - STMicroelectronics |
|
23 / 47 page ![]() DocID030396 Rev 1 23/47 A6984 Device description 47 As a consequence, the injected triangular voltage ripple in the FB is: Equation 15 that does not depend on the R2, R3, CDC, L and DCR. A virtual ESR network able to guarantee a peak-to-peak signal higher than 20 mV at the FB pin removes any duty cycle dithering at the switching node. Output voltage accuracy and optimized resistor divider The constant on-time control scheme implements valley output voltage regulation: the internal comparator monitors the FB voltage cycle-by-cycle and generates a fixed TON pulse if the sensed voltage drops below the internal voltage reference (VEAFB = 0.9 V typical). The virtual ESR network generates a signal proportional to the inductor current that is AC coupled to the FB pin through the CDC capacitor (refer to Section 4.3 for dimensioning rules) and superimposed on the voltage divider contribution as shown in Figure 16. VFB RIPPLE VIN IL RIPPLE ESR VRT V IN V OUT – R COT C COT ---------------------------------- V OUT V IN -------------- 1 fsw --------- == |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |