IOBUS1 datasheet(53/88 Pages) FTDI

53 / 88 page

C opyright © Future T ec hnology Devic es I nternational Limited

Datasheet

Vinculum-II Embedded Dual USB Host Controller IC

V ers ion 1 .7

Doc ument N o.: FT _000138 C learance N o.: FT DI# 1 43

6.4 Serial Peripheral Interface – SPI Master

VNC2 - SPI Master

External - SPI Slave

CLK

SS#

MISO

MOSI

Figure 6.20 SPI Master block diagram

The SPI Master interface is used to interface to applications such as SD Cards. The SPI Master provides

the following features:



Synchronous serial data link.



Full and half duplex data transmission.



Serial clock with programmable frequency, polarity and phase.



One slave select output.



Programmable delay between negative edge of slave select and start of transfer.



SD Card interface.



An interface that’s compatible with the VLSI VS1033 SCI mode used for VMUSIC capability

The SPI Master only clocks in and out data that the VNC2 CPU sets up in its register space. The VNC2

CPU interprets the data words that are to be sent and received.

6.4.1 SPI Master Signal Descriptions.

Table 6.13 shows the SPI master signals and the available pins that they can be mapped to depending

on the package size. Further details on the configuration of input and output signals are available in

Section 5 - I/O Multiplexer.

64 Pin

Package

Available

pins

48 Pin

Package

Available

pins

32 Pin

Package

Available

pins

Name

Type

Description

11, 15,

19, 24,

28, 39,

43, 47,

51, 57,

11, 15,

20, 31,

35, 41,

11, 23

spi_m_clk

Output

SPI master clock input

IOBUS1 bảng dữ liệu(PDF) 53 Page - Future Technology Devices International Ltd.

IOBUS1 bảng dữ liệu(HTML) 53 Page - Future Technology Devices International Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

bảng dữ liệu tải về

Link URL