FREQ datasheet(19/56 Pages) FUJITSU

19 / 56 page

MB39A214A

Limitation : development tool vendor use only

FUJITSU SEMICONDUCTOR CONFIDENTIAL

DS405-00007-1v0-E

(9) Under Voltage Protection (UVP)

This function stops the output voltage when the output voltage has lowered, and protects devices connected

to the output.

1. Using UVP Comp, this function makes a comparison between the voltage which is 0.7 times (Typ) of

the internal reference voltage REF1, REF2 (0.7 V), and the feedback voltage for the FB1 pin (pin 4) and

the FB2 pin (pin 9).

2. If the feedback voltage mentioned in 1 detects the higher state by 150µs (Typ) or more, the operations

below will be performed.

Set the RS latch.

Set the DRVH1 pin (pin 24) and the DRVH2 pin (pin 13) to the “L” level.

Set the DRVL1 pin (pin 22) and the DRVL2 pin (pin 15) to the “L” level.

These operations fix the high-side FET to the off state and the low-side FET to the off state for both

channels of the DC/DC converter, and stops switching (latch stop). The discharge operation is then carried

out to discharge the output capacitor (The discharge operation continues until the state of the under-voltage

protection is released).

The under-voltage protection state can be cancelled by setting both the EN1 pin (pin 2) and EN2 pin (pin 11)

to the “L” level or reducing the VCC power once until the bias voltage (VB) falls below VTHL of UVLO.

VOUT1

FB1

DRVH1

DRVL1

CS1

VOUT2

FB2

DRVH2

DRVL2

CS2

EN1, EN2

0 V

INTREF

UVLO VTHL

150 µs

0 V

Output voltage

setting value

Standby

Less than 15 µs

Cancellation of over-voltage protection state by EN = "L".

INTREF

0.8

INTREF

0.7

Output voltage

setting value

FREQ bảng dữ liệu(PDF) 19 Page - fujitsu semiconductor

FREQ bảng dữ liệu(HTML) 19 Page - fujitsu semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

bảng dữ liệu tải về

Link URL