| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MPC9772 bảng dữ liệu(PDF) 10 Page - Motorola, Inc |
|
|
|||||||||||||||||||||||||||||
MPC9772 bảng dữ liệu(HTML) 10 Page - Motorola, Inc |
|
10 / 16 page ![]() MPC9772 MOTOROLA 10 TIMING SOLUTIONS SYNC Output Description The MPC9772 has a system synchronization pulse output QSYNC. In configurations with the output frequency relationships are not integer multiples of each other QSYNC provides a signal for system synchronization purposes. The MPC9772 monitors the relationship between the A bank and the B bank of outputs. The QSYNC output is asserted (logic low) one period in duration and one period prior to the coincident rising edges of the QA and QC outputs. The duration and the placement of the pulse is dependent QA and QC output frequencies: the QSYNC pulse width is equal to the period of the higher of the QA and QC output frequencies. Figure 6 shows various waveforms for the QSYNC output. The QSYNC output is defined for all possible combinations of the bank A and bank C outputs. fVCO 1:1 Mode QA QC QSYNC 2:1 Mode QC( ÷2) QA( ÷6) QSYNC 3:1 Mode QA QC QSYNC QA( ÷4) QC( ÷6) QSYNC 3:2 Mode QC( ÷2) QA( ÷8) QSYNC 4:1 Mode QA( ÷6) QC( ÷8) QSYNC 4:3 Mode QA( ÷12) QC( ÷2) QSYNC 6:1 Mode Figure 6. QSYNC Timing Diagram |
|
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |