công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD8024 bảng dữ liệu(PDF) 11 Page - Analog Devices

tên linh kiện AD8024
Giải thích chi tiết về linh kiện  Quad 350 MHz 24 V Amplifier
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD8024 bảng dữ liệu(HTML) 11 Page - Analog Devices

Back Button AD8024_16 Datasheet HTML 5Page - Analog Devices AD8024_16 Datasheet HTML 6Page - Analog Devices AD8024_16 Datasheet HTML 7Page - Analog Devices AD8024_16 Datasheet HTML 8Page - Analog Devices AD8024_16 Datasheet HTML 9Page - Analog Devices AD8024_16 Datasheet HTML 10Page - Analog Devices AD8024_16 Datasheet HTML 11Page - Analog Devices AD8024_16 Datasheet HTML 12Page - Analog Devices AD8024_16 Datasheet HTML 13Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 11 / 13 page
background image
AD8024
–10–
REV. C
Overload Recovery
The most important overload conditions are:
Input Common-Mode Voltage Overdrive
Output Voltage Overdrive
Input Current Overdrive.
When configured for a low closed-loop gain, the AD8024
recovers quickly from an input common-mode voltage over-
drive; typically in <25 ns.
When configured for a higher gain and overloaded at the output,
recovery from an output voltage overdrive is also short; approxi-
mately 55 ns (see Figure 5). For higher overdrive, the response
is somewhat slower. For 100% overdrive, the recovery time is
substantially longer.
When configured for a high noninverting gain, a high input over-
drive can result in a large current into the input stage. Although
this current is internally limited to approximately 30 mA, its
effect on the total power dissipation may be significant. See also
the warning under Maximum Power Dissipation.
VOUT
VIN
1V
5V
50ns
Figure 5. 15% Overload Recovery, Gain = +10
(RFB = 400
Ω, RL = 1 kΩ, VS = ±7.5 V)
Disable Mode Operation
When the Disable pin is tied to DGND, all amplifiers are opera-
tional, in the enabled state.
When the voltage on the Disable pin is raised to 1.6 V or more
above DGND, all amplifiers are in the disabled, powered-down
state. In this condition, the DISABLE pin sources approximately
0.1
µA, the total quiescent current is reduced to approximately
500
µA, all outputs are in a high impedance state, and there is a
high level of isolation from inputs to outputs.
The output impedance in the disabled mode is the equivalent of all
external resistors, seen from the output pin, in parallel with the
total disabled output impedance of the amplifier, typically 20 pF.
The input stages of the AD8024 include protection from large
differential input voltages that may be present in the disabled
mode. Internal clamps limit this voltage to 1.5 V. The high input-
to-output isolation is maintained for voltages below this limit.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com