DS2196LN datasheet(98/157 Pages) DALLAS

98 / 157 page

DS2196

98 of 157

Table 16-1: Error Rate Options

ER3

ER2

ER1

ER0

Error Rate

0000

No errors inserted

0001

1 in 16

0010

1 in 32

0011

1 in 64

0100

1 in 128

0101

1 in 256

0110

1 in 512

0111

1 in 1024

1000

1 in 2048

1001

1 in 4096

1010

1 in 8192

1011

1 in 16384

1100

1 in 32768

1101

1 in 65536

1110

1 in 131072

1111

1 in 262144

NOE1A: NUMBER of ERRORS 1 FRAMER A (Address = 81 Hex)

NOE1B: NUMBER of ERRORS 1 FRAMER B (Address = 86 Hex)

NOE2A: NUMBER of ERRORS 2 FRAMER A (Address = 82 Hex)

NOE2B: NUMBER of ERRORS 2 FRAMER B (Address = 87 Hex)

(MSB)

(LSB)

NOE1

––––––

NOE2

SYMBOL

POSITION

NAME AND DESCRIPTION

NOE2.1

MSB of the 10–bit Number of Errors Counter

NOE1.0

LSB of the 10–bit Number of Errors Counter

Number Of Errors Registers.

The Number Of Error registers determines how many errors will be

generated. Up to 1023 errors can be generated. The Host will load the number of errors to be generated

into the NOE registers. The Host can also update the number of errors to be created by first loading the

prescribed value into the NOE registers and then toggling the WNOE bit in the Error Rate Control

registers. Refer to Table 16-2 for examples.

DS2196LN bảng dữ liệu(PDF) 98 Page - Dallas Semiconductor

DS2196LN bảng dữ liệu(HTML) 98 Page - Dallas Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL