ADP7182AUJZ-R7 datasheet(30/31 Pages) AD

30 / 31 page

ADP7182

Data Sheet

Rev. I | Page 30 of 31

OUTLINE DIMENSIONS

1.70

1.60

1.50

0.425

0.350

0.275

TOP VIEW

0.35

0.30

0.25

BOTTOM VIEW

PIN 1 INDEX

AREA

SEATING

PLANE

0.60

0.55

0.50

1.10

1.00

0.90

0.20 REF

0.05 MAX

0.02 NOM

0.65 BSC

EXPOSED

PAD

PIN 1

INDICATOR

(R 0.15)

FOR PROPER CONNECTION OF

THE EXPOSED PAD, REFER TO

THE PIN CONFIGURATION AND

FUNCTION DESCRIPTIONS

SECTION OF THIS DATA SHEET.

0.15 REF

2.10

2.00 SQ

1.90

0.20 MIN

Figure 104. 6-Lead Lead Frame Chip Scale Package [LFCSP]

2.00 mm × 2.00 mm Body and 0.55 Package Height

(CP-6-3)

Dimensions shown in millimeters

0.30

0.25

0.20

PIN 1 INDEX

AREA

SEATING

PLANE

0.80

0.75

0.70

1.55

1.45

1.35

1.84

1.74

1.64

0.203 REF

0.05 MAX

0.02 NOM

0.50 BSC

EXPOSED

PAD

3.10

3.00 SQ

2.90

FOR PROPER CONNECTION OF

THE EXPOSED PAD, REFER TO

THE PIN CONFIGURATION AND

FUNCTION DESCRIPTIONS

SECTION OF THIS DATA SHEET.

COPLANARITY

0.08

0.50

0.40

0.30

COMPLIANT

TO JEDEC STANDARDS MO-229-WEED-4

PIN 1

INDICATOR

(R 0.15)

TOP VIEW

BOTTOM VIEW

SIDE VIEW

Figure 105. 8-Lead Lead Frame Chip Scale Package [LFCSP]

3 mm × 3 mm Body and 0.75 Package Height

(CP-8-13)

Dimensions shown in millimeters

ADP7182AUJZ-R7 bảng dữ liệu(PDF) 30 Page - Analog Devices

ADP7182AUJZ-R7 bảng dữ liệu(HTML) 30 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

bảng dữ liệu tải về

Link URL